

Master’s Thesis Proposal

# A Heterogeneous Acceleration System For Efficient Long-Context LLM Inference Using KV Cache Vector Retrieval

Timon Fercho\*, Hongshi Tan†, Yu Feng†, Yao Chen†  
Bingsheng He†, Gustavo Alonso\*

September 2024

## 1 Introduction

**Long-context LLM inference** Large Language Models (LLMs) have gained significant attention in recent years due to their exceptional performance in solving various natural language processing (NLP) and general-purpose tasks [42]. Increasingly demanding applications like chain-of-thought [32] reasoning, code analysis [7], information retrieval [22] and synthesizing multi-modal data such as images, audio, or video require LLMs to support longer context lengths [35, 44, 14, 29].

With input sizes approaching millions of tokens [14, 29] and the memory required for caching activations of previous tokens growing linearly with the sequence length, the key-value (KV) cache [27] becomes the main bottleneck for long context inference [35, 36]. In addition, larger batch sizes and the implications of the memory wall [9] phenomenon only worsen the issue [14, 17].

**Addressing the KV cache memory bottleneck** Because model compression techniques such as weight quantization are not sufficient for reducing memory consumption for large input sequences [36], extensive research efforts have recently been devoted to mitigating the KV cache memory bottleneck, such as KV cache quantization [14, 26, 37], compression [41, 34, 23, 5], and offloading [15, 12, 43, 21].

In this context, recent work on dynamic sparse attention has revealed that the attention score can be effectively used to estimate the relevance of previously generated tokens [44, 8, 25, 30]. In contrast to some KV cache compression

---

\*ETH Zurich

†National University of Singapore

methods that prune tokens based on attention scores, PQCache [39] and RetrievalAttention [24] adopt a different strategy by offloading the KV cache to CPU memory and framing the retrieval of tokens from the KV cache as a maximum inner product search (MIPS) problem. This innovative approach allows for the application of approximate nearest neighbor search (ANNS) techniques, enabling high-recall retrieval from the KV cache.

**Opportunities for heterogeneous and disaggregated inference** While their approach significantly improves accuracy over previous KV compression techniques on long-context tasks, it faces increased inference latency during the decoding phase, where token retrieval occurs on the critical path of each generation step. Both PQCache [39] and RetrievalAttention [24] utilize the CPU for product quantization (PQ) [18] or inverted file index (IVF) [1] construction during the prefilling phase, as well as for the retrieval of relevant tokens during the decoding phase. For the latency-critical decoding phase, we see significant potential for system-level optimizations by leveraging FPGAs to accelerate ANNS, as they have demonstrated considerable success in this domain [20, 19, 40].

These observations lead us to the key question we aim to address: *Can we build a heterogeneous acceleration system for efficient long-context LLM inference using KV cache offloading and dynamic sparse attention, which leverages ANNS to achieve both high accuracy and low latency generation during the decoding phase?* In this work, we want to primarily focus on the decoding stage, as previous studies [3, 2, 13] have shown that FPGAs are especially effective at accelerating the memory-bound generation.

As a natural extension of this question, one could imagine also quantizing the KV cache or offloading the sparse attention computation, which directly follows the token retrieval. While quantization of the KV cache has shown much promise as an orthogonal optimization to compression techniques [14, 26, 37], the latter is motivated by the observation that FPGAs have been efficiently used to perform sparse attention computation [38, 31, 16, 13, 6, 28]. Given recent works on designing inference serving systems, which demonstrate the performance benefits from disaggregating the prefilling and decoding phases [12, 43, 15], we conclude that exploring this research direction holds great potential.

## 2 Work plan

For the scope of this thesis, the work could consist of the following units:

1. Conduct a literature review on KV cache offloading, dynamic sparse attention, and existing FPGA-based ANNS acceleration systems.
2. Experiment with and evaluate existing KV cache offloading and GPU-based sparse attention implementations. Report accuracy, latency, throughput, and resource usage of existing systems.

3. Design and implement an efficient system for long-context inference: During the prefilling phase, it offloads the KV cache for clustering/index construction to CPU memory. During the decoding phase, it retrieves tokens from the KV cache using FPGA-accelerated ANNS<sup>1</sup> and generates tokens using dynamic sparse attention on the GPU.
4. Evaluate the system in terms of accuracy, latency, throughput, and resource utilization, emphasizing performance during the decoding phase for long-context tasks, and compare these results against existing studies.
5. Optional: Explore sparse attention acceleration on FPGAs and extend the design to enable also offloading the sparse attention computation.

### 3 Prerequisites

With a strong background in relevant areas such as computer systems, information retrieval, machine learning, and computer architecture and experience in working on ANNS systems during my bachelor’s thesis with Prof. Alonso, as well as with my contributions to a research project designing an integer transformer accelerator [33] during my recent semester project with Prof. Benini, I consider myself to be well prepared for bridging these research domains in this project and tackling its challenges. Having already done an initial review of the recent literature, and with the foundational knowledge I have acquired during my studies, I feel confident in acquiring the necessary skills and diving deeper into the related background.

Finally, a successful research project thrives on collaboration and proper guidance within a suitable research environment. Under the supervision of Prof. Alonso, Prof. He, and their students, whose labs have made notable contributions in related areas, I believe we have an excellent foundation to pursue this exciting research endeavor.

### References

- [1] Dmitry Baranchuk, Artem Babenko, and Yury Malkov. “Revisiting the Inverted Indices for Billion-Scale Approximate Nearest Neighbors”. In: *ArXiv* abs/1802.02422 (2018).
- [2] Hongzheng Chen et al. “Allo: A Programming Model for Composable Accelerator Design”. In: *Proceedings of the ACM on Programming Languages* 8 (2024), pp. 593–620.
- [3] Hongzheng Chen et al. “Understanding the Potential of FPGA-Based Spatial Acceleration for Large Language Model Inference”. In: *ACM Transactions on Reconfigurable Technology and Systems* (2023).

---

<sup>1</sup>Implementation could be done using high-level synthesis (HLS) [4] and may be supported by open-sourced kernel libraries or accelerator design languages such as Allo [2, 3, 11, 10].

- [4] Jason Cong et al. “FPGA HLS Today: Successes, Challenges, and Opportunities”. In: *ACM Transactions on Reconfigurable Technology and Systems (TRETS)* 15 (2022), pp. 1–42.
- [5] Harry Dong et al. “Get More with LESS: Synthesizing Recurrence with KV Cache Compression for Efficient LLM Inference”. In: *ArXiv* abs/2402.09398 (2024).
- [6] Hongxiang Fan et al. “Adaptable Butterfly Accelerator for Attention-based NNs via Hardware and Algorithm Co-design”. In: *2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)* (2022), pp. 599–615.
- [7] Chongzhou Fang et al. “Large Language Models for Code Analysis: Do LLMs Really Do Their Job?” In: *ArXiv* abs/2310.12357 (2023).
- [8] Suyu Ge et al. “Model Tells You What to Discard: Adaptive KV Cache Compression for LLMs”. In: *ArXiv* abs/2310.01801 (2023).
- [9] Amir Gholami et al. “AI and Memory Wall”. In: *IEEE Micro* 44 (2024), pp. 33–39.
- [10] Jude Haris et al. “Designing Efficient LLM Accelerators for Edge Devices”. In: *ArXiv* abs/2408.00462 (2024).
- [11] Andy He et al. “HLSTransform: Energy-Efficient Llama 2 Inference on FPGAs Via High Level Synthesis”. In: *ArXiv* abs/2405.00738 (2024).
- [12] Jiaao He and Jidong Zhai. “FastDecode: High-Throughput GPU-Efficient LLM Serving using Heterogeneous Pipelines”. In: *ArXiv* abs/2403.11421 (2024).
- [13] Seongmin Hong et al. “DFX: A Low-latency Multi-FPGA Appliance for Accelerating Transformer-based Text Generation”. In: *2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)* (2022), pp. 616–630.
- [14] Coleman Hooper et al. “KVQuant: Towards 10 Million Context Length LLM Inference with KV Cache Quantization”. In: *ArXiv* abs/2401.18079 (2024).
- [15] Cunchen Hu et al. “Inference without Interference: Disaggregate LLM Inference for Mixed Downstream Workloads”. In: *ArXiv* abs/2401.11181 (2024).
- [16] Mingqiang Huang et al. “EdgeLLM: A Highly Efficient CPU-FPGA Heterogeneous Edge Accelerator for Large Language Models”. In: *ArXiv* abs/2407.21325 (2024).
- [17] Yingbing Huang et al. “New Solutions on LLM Acceleration, Optimization, and Application”. In: *ArXiv* abs/2406.10903 (2024).
- [18] Hervé Jégou, Matthijs Douze, and Cordelia Schmid. “Product Quantization for Nearest Neighbor Search”. In: *IEEE Transactions on Pattern Analysis and Machine Intelligence* 33 (2011), pp. 117–128.

- [19] Wenqi Jiang et al. “Chameleon: a Heterogeneous and Disaggregated Accelerator System for Retrieval-Augmented Language Models”. In: *ArXiv abs/2310.09949* (2023).
- [20] Wenqi Jiang et al. “Co-design Hardware and Algorithm for Vector Search”. In: *SC23: International Conference for High Performance Computing, Networking, Storage and Analysis* (2023), pp. 1–16.
- [21] Wonbeom Lee et al. “InfiniGen: Efficient Generative Inference of Large Language Models with Dynamic KV Cache Management”. In: *USENIX Symposium on Operating Systems Design and Implementation*. 2024.
- [22] Patrick Lewis et al. “Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks”. In: *ArXiv abs/2005.11401* (2020).
- [23] Yuhong Li et al. “SnapKV: LLM Knows What You are Looking for Before Generation”. In: *ArXiv abs/2404.14469* (2024).
- [24] Di Liu et al. “RetrievalAttention: Accelerating Long-Context LLM Inference via Vector Retrieval”. In: 2024.
- [25] Zichang Liu et al. “Scissorhands: Exploiting the Persistence of Importance Hypothesis for LLM KV Cache Compression at Test Time”. In: *ArXiv abs/2305.17118* (2023).
- [26] Zirui Liu et al. “KIVI: A Tuning-Free Asymmetric 2bit Quantization for KV Cache”. In: *ArXiv abs/2402.02750* (2024).
- [27] Shi Luohe et al. “Keep the Cost Down: A Review on Methods to Optimize LLM’s KV-Cache Consumption”. In: *ArXiv abs/2407.18003* (2024).
- [28] Hongwu Peng et al. “A length adaptive algorithm-hardware co-design of transformer on FPGA through sparse attention and dynamic pipelining”. In: *Proceedings of the 59th ACM/IEEE Design Automation Conference* (2022).
- [29] Machel Reid et al. “Gemini 1.5: Unlocking multimodal understanding across millions of tokens of context”. In: *ArXiv abs/2403.05530* (2024).
- [30] Luka Ribar et al. “SparQ Attention: Bandwidth-Efficient LLM Inference”. In: *ArXiv abs/2312.04985* (2023).
- [31] Hanrui Wang, Zhekai Zhang, and Song Han. “SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning”. In: *2021 IEEE International Symposium on High-Performance Computer Architecture (HPCA)* (2020), pp. 97–110.
- [32] Jason Wei et al. “Chain of Thought Prompting Elicits Reasoning in Large Language Models”. In: *ArXiv abs/2201.11903* (2022).
- [33] Philip Wiese et al. “Toward Attention-based TinyML: A Heterogeneous Accelerated Architecture and Automated Deployment Flow”. In: *ArXiv abs/2408.02473* (2024).
- [34] Guangxuan Xiao et al. “Efficient Streaming Language Models with Attention Sinks”. In: *ArXiv abs/2309.17453* (2023).

- [35] Jiayi Yuan et al. “KV Cache Compression, But What Must We Give in Return? A Comprehensive Benchmark of Long Context Capable Approaches”. In: *ArXiv* abs/2407.01527 (2024).
- [36] Zhihang Yuan et al. “LLM Inference Unveiled: Survey and Roofline Model Insights”. In: *ArXiv* abs/2402.16363 (2024).
- [37] Yuxuan Yue et al. “WKVQuant: Quantizing Weight and Key/Value Cache for Large Language Models Gains More”. In: *ArXiv* abs/2402.12065 (2024).
- [38] Shulin Zeng et al. “FlightLLM: Efficient Large Language Model Inference with a Complete Mapping Flow on FPGAs”. In: *Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays* (2024).
- [39] Hailin Zhang et al. “PQCache: Product Quantization-based KVCache for Long Context LLM Inference”. In: *ArXiv* abs/2407.12820 (2024).
- [40] Jialiang Zhang, Soroosh Khoram, and Jing Jane Li. “Efficient Large-Scale Approximate Nearest Neighbor Search on OpenCL FPGA”. In: *2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition* (2018), pp. 4924–4932.
- [41] Zhenyu (Allen) Zhang et al. “H2O: Heavy-Hitter Oracle for Efficient Generative Inference of Large Language Models”. In: *ArXiv* abs/2306.14048 (2023).
- [42] Wayne Xin Zhao et al. “A Survey of Large Language Models”. In: *ArXiv* abs/2303.18223 (2023).
- [43] Yinmin Zhong et al. “DistServe: Disaggregating Prefill and Decoding for Goodput-optimized Large Language Model Serving”. In: *USENIX Symposium on Operating Systems Design and Implementation*. 2024.
- [44] Zixuan Zhou et al. “A Survey on Efficient Inference for Large Language Models”. In: *ArXiv* abs/2404.14294 (2024).