

# **CrossLink-NX sysI/O Usage Guide**

# **Technical Note**

FPGA-TN-02067-1.0

November 2019



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



### **Contents**

Acronyms	s in This Document	
1. Intro	oduction	6
2. sysl/	O Banking Scheme	
2.1.	V <sub>CC</sub> (1.0 V)	
2.2.	V <sub>CCIO</sub> [0, 1, 2, 6, 7] (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)	
2.3.	V <sub>CCIO</sub> [3, 4, 5] (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)	
2.4.	V <sub>CCAUX</sub> (1.8 V)	8
3. Vccio	Requirement for I/O Standards	
4. sysl/	O Buffer Configurations	10
4.1.	Programmable Drive Strength	10
4.2.	Programmable Slew Rate	10
4.3.	Tristate Control	10
4.4.	Open Drain Control	10
4.5.	Differential Input Termination	10
4.6.	Programmable Clamp	11
5. Softv	ware sysI/O Attributes	12
5.1.	IO_TYPE	12
5.2.	PULLMODE	13
5.3.	CLAMP	13
5.4.	HYSTERESIS	13
5.5.	VREF	13
5.6.	OPENDRAIN	13
5.7.	SLEWRATE	13
5.8.	DIFFRESISTOR	13
5.9.	TERMINATION	14
5.10.	DRIVE	14
Technical	Support Assistance	16
Revision F	History	17



FPGA-TN-02067-1.0

## **Figures**

4

Figure 2.1. sysI/O Banking	
Tables	
Table 3.1. Input Mixed Mode for Wide Range Input Buffers	9
Table 3.2. Input Mixed Mode for High Performance Input Buffers	9
Table 4.1. Programmable Drive Strength Values at Various VCCIO Voltages for Wide Range Output Driver	10
Table 4.2. Programmable Drive Strength Values at Various VCCIO Voltages for High Performance Output Driver	10
Table 5.1. IO TYPE Attribute Values	12



# **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition
DDR	Double Data Rate
HDL	Hardware Description Language
LVCMOS	Low Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LVTTL	Low Voltage Transistor-Transistor Logic
PIO	Programmable Input/Output
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit




## 1. Introduction

The Lattice Semiconductor CrossLink-NX™ device family sysl/O™ buffers are designed to support a wide range of interfaces. Two types of I/O are offered, wide range I/O on the top, left and right banks and high performance I/O on the bottom banks only. It gives you the ability to easily interface with other devices using advanced system I/O standards. This technical note provides information on the supported I/O standards and the banking scheme of the CrossLink-NX family. The software attributes/usage are also covered to provide a better understanding of the I/O functionality and placement rules.



## 2. sysI/O Banking Scheme

All CrossLink-NX devices have 8 banks in total. One bank on top, two on left and right, and three on bottom. The higher density CrossLink-NX device, the more pins there are in each bank. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 support up to V<sub>CCIO</sub> 3.3 V while Bank 3, Bank 4, and Bank 5 support up to V<sub>CCIO</sub> 1.8 V. In addition, Bank 3, Bank 4, and Bank 5 support two VREF inputs for flexibility to receive two different referenced input levels on the same bank. Figure 2.1 shows the location of each bank.



\*Note: Banks are not available for 17K.

Figure 2.1. sysI/O Banking

### 2.1. V<sub>cc</sub> (1.0 V)

This is the core supply. This  $V_{CC}$  supply is used to power the control logic. The control signals and data signals from the I/O logic are then translated to higher supply of the I/O buffers.

## 2.2. V<sub>CCIO</sub> [0, 1, 2, 6, 7] (1.2 V/1.5 V/1.8 V/2.5 V/3.3 V)

Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 have a  $V_{\text{CCIO}}$  supply that operates from 3.3 V down to 1.0 V.

## 2.3. V<sub>CCIO</sub> [3, 4, 5] (1.0 V/1.2 V/1.35 V/1.5 V/1.8 V)

Bank 3, Bank 4, and Bank 5 operate with  $V_{CCIO}$  of 1.8 V down to 1.0 V. Standards such as LVDS, SSTL HSTL, and SLVS are only supported on these three banks.



## 2.4. V<sub>CCAUX</sub> (1.8 V)

In addition to the bank V<sub>CCIO</sub> supplies and a Vcc core logic supply, CrossLink-NX devices have a VCCAUX auxiliary supply that powers the differential and referenced input buffers D-PHY External Power Supplies (1.2 V).



## 3. V<sub>CCIO</sub> Requirement for I/O Standards

Each I/O bank of a CrossLink-NX device has a separate  $V_{CCIO}$  supply pin that can be connected to 1.0 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V for bottom banks and 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V for the rest of the banks. These voltages are used to power the output I/O standard and source the drive strength for the output. On the input side, each pad is connected to a set of ratioed input buffers that provide support for the following:

- Fixed threshold 1.0 V/1.2 V input standards
- Ratioed V<sub>CCIO</sub> input standards
- Ratioed V<sub>CCAUX</sub> based 1.8/1.5V LVCMOS inputs.

These three buffers are connected to  $V_{\text{CC}}$ ,  $V_{\text{CCIO}}$  and  $V_{\text{CCAUX}}$  respectively.

Table 3.1. Input Mixed Mode for Wide Range Input Buffers

	Input Signaling (V)					
V (V)	LVCMOS10	LVCMOS12	LVCMOS15	LVCMOS18	LVCMOS25	LVCMOS33
V <sub>ccio</sub> (V)	V <sub>cc</sub> Powe	red Buffer	V <sub>CCAUX</sub> Pow	ered Buffer	V <sub>ccio</sub> Powe	red Buffer
1.2	√2	√2	<b>√</b> 1,3	_	_	_
1.5	√2	√2	<b>√</b> 1,3	✓	_	_
1.8	√2	√2	<b>√</b> 1,3	✓	_	_
2.5	√2	√2	<b>√</b> 1,3	✓	✓	_
3.3	√2	√2	<b>√</b> 1,3	✓	√3	✓

#### Notes:

- 1. Increased ICC due to underdrive.
- 2. No HYST.
- 3. Reduced HYST.

Table 3.2. Input Mixed Mode for High Performance Input Buffers

	Input Signaling (V)			
v (v)	LVCMOS1.0	LVCMOS1.2	LVCMOS1.5	LVCMOS1.8
V <sub>CCIO</sub> (V)	V <sub>cc</sub> Powered Buffer		V <sub>CCIO</sub> Powered Buffer	
1.0	✓			
1.2	✓	✓		
1.5	✓	✓	✓	
1.8	✓	✓	<b>√</b> 1,2	✓

#### Notes:

- 1. Increased ICC due to underdrive.
- Reduced Hysteresis.



## 4. sysI/O Buffer Configurations

This section describes the various sysI/O features available on the CrossLink-NX device.

#### 4.1. Programmable Drive Strength

All single-ended drivers have programmable drive strength. Table 4.1 and Table 4.2 show the programmable drive strength of all the I/O standards available in CrossLink-NX. The maximum current allowed per bank as well as the package thermal limit current should be taken into consideration when selecting the drive strength.

Table 4.1. Programmable Drive Strength Values at Various VCCIO Voltages for Wide Range Output Driver

I/O TYPE	Drive Strength (mA)
LVCMOS33	2, 4, 8, 12, 16
LVCMOS25	2, 4, 8, 10
LVCMOS18	2, 4, 8
LVCMOS15	2, 4
LVCMOS12	2, 4

Table 4.2. Programmable Drive Strength Values at Various VCCIO Voltages for High Performance Output Driver

I/O TYPE	Drive Strength (mA)
LVCMOS18	2, 4, 8, 12
LVCMOS15	2, 4, 8
LVCMOS12	2, 4, 8
LVCMOS10	2, 4

### 4.2. Programmable Slew Rate

The single-ended output buffer for each I/O pin has programmable output slew rate control that can be configured for either low noise (SLEWRATE=SLOW) or high speed (SLEWRATE=FAST) or in between, (SLEWRATE=MED).

#### 4.3. Tristate Control

On the output side, each single-ended driver has a separate tristate control. The differential driver has a tristate control as well.

#### 4.4. Open Drain Control

In addition to the tristate control, the single-ended drivers also support open drain operation on each I/O independently. Unlike non-open drain output that consists of a source and sink section, an open drain output is composed of only the sink section of the output driver. You can implement an open drain output by turning on the OPENDRAIN attribute in the software

#### 4.5. Differential Input Termination

The CrossLink-NX devices support a programmable 100  $\Omega$  input termination between all pairs on the bottom banks. The input termination of 100  $\Omega$  can be programmed between on and off. Figure 4.1 shows the discrete off-chip and on-chip solutions for dedicated, differential input termination.

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 4.1. Off-Chip and On-Chip Solutions

## 4.6. Programmable Clamp

The buffers on the bottom sysI/O have optional clamp diodes that can be programmable to ON or OFF.



## 5. Software sysI/O Attributes

The sysI/O attributes can be specified in the Hardware Description Language (HDL), using Device Constraint Editor, or in Pre/Post Timing Constraint Editor (.ldc/.pdc).

## **5.1. IO\_TYPE**

This attribute is used to set the sysI/O standard for an I/O. The V<sub>CCIO</sub> required to set these I/O standards are embedded in the attribute names. Table 5.1 lists the available I/O types.

Table 5.1. IO\_TYPE Attribute Values

sysI/O Signaling Standard	IO_TYPE
Default	LVCMOS18
LVDS 1.8V	LVDS
LVDS 1.8V Emulation	LVDSE
Sub-LVDS	SUBLVDS
Sub-LVDS Emulation	SUBLVDSE
Sub-LVDS Emulation High Speed	SUBLVDSEH
SLVS	SLVS
MIPI_DPHY	MIPI_DPHY
SSTL 1.5V Class I	SSTL15_I
SSTL 1.5V Class II	SSTL15_II
SSTL 1.5V Differential Class I	SSTL15D_I
SSTL 1.5V Differential Class II	SSTL15D_II
SSTL 1.35V Class I	SSTL135_I
SSTL 1.35V Class II	SSTL135_II
SSTL 1.35V Differential Class I	SSTL135D_I
SSTL 1.35V Differential Class II	SSTL135D_II
HSTL 1.5V Class I	HSTL15_I
HSTL 1.5V Differential Class I	HSTL15D_I
HSUL 1.2V	HSUL12
HSUL 1.2V Differential	HSUL12D
LVTTL 3.3V	LVTTL33
LVTTL 3.3V differential	LVTTL33D
LVCMOS 3.3V	LVCMOS33
LVCMOS 3.3V Differential	LVCMOS33D
LVCMOS 2.5V	LVCMOS25
LVCMOS 2.5V Differential	LVCMOS25D
LVCMOS 1.8V Differential	LVCMOS18
LVCMOS 1.8V High Speed	LVCMOS18H
LVCMOS 1.5V	LVCMOS15
LVCMOS 1.5V High Speed	LVCMOS15H
LVCMOS 1.2V	LVCMOS12
LVCMOS 1.2V High Speed	LVCMOS12H
LVCMOS 1.0V	LVCMOS10
LVCMOS 1.0V High Speed	LVCMOS10H
LVCMOS 1.0V Referenced	LVCMOS10R



#### 5.2. PULLMODE

The PULLMODE attribute can be enabled for each I/O independently. This attribute is available for all the LVTLL and LVCMOS inputs and bidirectional I/O.

Values: UP, DOWN, NONE, I3C, FAILSAFE

Default: Down when available, None when not available.

#### **5.3. CLAMP**

The CLAMP option can be enabled for each I/O independently.

Values: ON, OFF

Default: ON for Bank 3, Bank 4, Bank 5 and OFF for Bank 0, Bank 1, Bank 2, Bank 6, Bank 7

#### 5.4. HYSTERESIS

The hysteresis option can be used to change the amount of hysteresis for the LVTTL and LVCMOS input and bidirectional I/O standards. LVCMOS12/12H and LVCMOS10/10H do not support hysteresis.

Values: ON, NA

Default: ON for LVTTL, and LVCMOS15/18/33 for input and bidirectional standards. Everything else defaulted to NA

#### 5.5. **VREF**

The VREF option is enabled for referenced LVCMOS10 as well as referenced input buffers such as HSTL, SSTL and HSUL.

Values: OFF, VREF1 LOAD, VREF2 LOAD

Default: VREF1\_LOAD for standards mentioned above, others defaulted to OFF.

#### 5.6. OPENDRAIN

The OPENDRAIN option is available for all LVTTL and LVCMOS.

An I/O can be assigned independently to be an open drain when this attribute is turned on.

Values: OFF, ON Default: OFF

#### 5.7. SLEWRATE

Each I/O pin has an individual slew rate control. This allows you to specify slew rate control on a pin by pin basis. Slew rate control is not a valid attribute for inputs.

Values: SLOW, MED, FAST, NA

Default: SLOW

Hardware default: SLOW

#### 5.8. DIFFRESISTOR

This attribute is used to provide differential termination. It is available only for differential I/O types.

Values: OFF, 100 Default: OFF



#### 5.9. TERMINATION

The I/O supports single ended input parallel termination to  $V_{\text{CCIO}}/2$ . All input parallel terminations use a Thevenin termination scheme.

Values: OFF, 40, 50, 60, 75, 150

Default: OFF

#### **5.10. DRIVE**

The drive strength attribute is available for the output and bidirectional I/O standards. The default drive value depends on the I/O standard used.

**Table 5.2. DIFFRESISTOR Values** 

Output Standard	Drive	DiffDrive	V <sub>ccio</sub>	
Single Ended Interfaces				
LVTTL33	8 mA, 2 mA, 4 mA, 12 mA, 16 mA, 50RS	_	3.3	
LVCMOS33	8 mA, 2 mA, 4 mA, 12 mA, 16 mA, 50RS	_	3.3	
LVCMOS25	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	2.5	
LVCMOS18	8 mA, 2 mA, 4 mA, 50RS	_	1.8	
LVCMOS18H	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	1.8	
LVCMOS15	8 mA, 2 mA, 4 mA	_	1.5	
LVCMOS15H	8 mA, 2 mA, 4 mA	_	1.5	
LVCMOS12	8 mA, 2 mA, 4 mA	_	1.2	
LVCMOS12H	8 mA, 2 mA, 4 mA	_	1.2	
LVCMOS10H	8 mA, 2 mA, 4 mA	_	1	
LVTTL33 (Open Drain)	8 mA, 2 mA, 4 mA, 12 mA	_	_	
LVCMOS33 (Open Drain)	8 mA, 2 mA, 4 mA, 12 mA	_	_	
LVCMOS25 (Open Drain)	8 mA, 2 mA, 4 mA, 10 mA	_	_	
LVCMOS18 (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
LVCMOS18H (Open Drain)	8 mA, 2 mA, 4 mA, 12 mA	_	_	
LVCMOS15 (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
LVCMOS15H (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
LVCMOS12 (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
LVCMOS12H (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
LVCMOS10H (Open Drain)	8 mA, 2 mA, 4 mA	_	_	
HSUL12	8 mA, 6 mA, 4 mA	_	1.2	
HSTL15_I	8 mA	_	1.5	
SSTL15_I	8 mA	_	1.5	
SSTL15_II	10 mA	_	1.5	
Differential Interfaces				
LVDS	-	3.5 mA	1.8	
SLVS	-	2.0 mA	_	
SUBLVDSE	8 mA	_	1.8	
SUBLVDSEH	8 mA	_	1.8	
LVDSE	8 mA	_	2.5	
HSUL12D	4 mA, 6 mA, 8 mA	_	1.2	
HSTL15D_I	8 mA	_	1.5	
SSTL15D_I	8 mA	_	1.5	
SSTL15D_II	10 mA	_	1.5	



Output Standard	Drive	DiffDrive	V <sub>ccio</sub>
SSTL135D_I	8 mA	_	1.35
SSTL135D_II	10 mA	_	1.35
LVTTL33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	3.3
LVCMOS33D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	3.3
LVCMOS25D	8 mA, 2 mA, 4 mA, 12 mA, 50RS	_	2.5



# **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

17



# **Revision History**

### Revision 1.0, November 2019

Section	Change Summary
All	Initial release



www.latticesemi.com