```
Lab Code [5 points]
Filename: chipInterface.sv
AndrewID: xd2
     `default_nettype none // Required in every sv file
   2 module chipInterface
           (input logic SW [17:0],
output logic LEDR[17:0]);
multiplexer DUT (.a(SW[0]),
  5
   6
                                   .b(SW[1]),
   7
                                   .f(LEDR[15]),
   8
                                   .sel(SW[7]));
     endmodule: chipInterface
 10 module multiplexer
11 (output logic f,
 11
           input logic 1,
input logic a, b, sel);
logic f1, f2, n_sel;
and #2 g1(f1, a, n_sel),
g2(f2, b, sel);
or #2 g3(f, f1, f2);
 12
 13
 14
 15
 16
 17
           not g4(n_sel, sel);
 18 endmodule: multiplexer
 19
           // TODO:
// - Instantiate your multiplexer module
// inside this chipInterface
 20
 21
 22
           // - Hook up SW[0], SW[1] and SW[7] to a, b and // sel inputs on the mux
 23
 24
 25
           // - Hook up LEDR[15] to the output of your multiplexer
           // - Finish the module (you'll need something else
 26
 27
           // to indicate your module is complete)
```

```
Lab Code [5 points]
Filename: lab0.sv
AndrewID: xd2
    `default_nettype none // Required in every sv file
  2 module multiplexer
         (output logic f,
         input logic a, b, sel);
logic f1, f2, n_sel;
  5
         and #2 g1(f1, a, n_sel),
g2(f2, b, sel);
or #2 g3(f, f1, f2);
not g4(n_sel, sel);
  6
  7
  8
  9
 10 endmodule: multiplexer
 11
 12
 13
 14 module muxTester
 15
         (output logic a, b, sel,
         input logic muxOut);
 16
 17
         initial begin
              18
 19
 20
                  a, b, sel, muxOut);
                  a = 0;
 21
                  b = 0;
 22
 23
                  sel = 0;
              #10 b = 1;
 24
 25
              #10 a = 1;
              #10 b = 0;
 26
 27
              #10 sel = 1;
              #10 b = 1;
 28
 29
              #10 a = 0;
              #10 b = 0;
 30
 31
              #10 $finish;
 32
         end
 33 endmodule: muxTester
 34
 35
 36 module system();
         logic wire_a, wire_b, select, mux_out;
multiplexer DUT (.a(wire_a),
 37
 38
 39
                            .b(wire_b)
 40
                            .f(mux_out)
 41
                            .sel(select));
         muxTester mt (.a(wire_a),
 42
 43
                       .b(wire_b),
 44
                       .muxOut(mux_out),
 45
                       .sel(select));
 46 endmodule: system
```