Lab 7 CPU Test & Debug

Video Link:




Outline


- 1. File Structure
- 2. TestBench
- 3. How to debug with waveform
- 4. Generate .hex file
- 5. Summary



How to test CPU


current pc reset from 32'd0








File Structure



- **src** : All source files of your CPU
- **test**: The programs to test your CPU
- Makefile: A script used to convert the test program from $.s \rightarrow .mem$ We load .hex into the mem of im & dm $(*.s \rightarrow *.o \rightarrow .elf \rightarrow .hex(byte) \rightarrow .mem(word))$ $(.elf \rightarrow .dump(disassemble, used to debug))$
- **link.ld**: A link script used to link $*.o \rightarrow .elf$
- **bin2mem.py**: A python program used to convert the test program from $.hex \rightarrow .mem$
- top_tb.sv: Set the test environment, run the CPU and compare the results with golden data



TestBench (top_tb.sv)



1. Load .hex into the mem of im & dm

2. Initialize some registers & memory

```
// Initialize register[0] = 0 (hardwire to ground)
top.regfile.registers[0] = 32'd0;
```

- 3. Load Golden Data
- 4. Wait until mem[0xFFFC] == 8'hFF (end of execution)

```
`mem_word('hfffc) = 32'd0;

// Wait until end of execution


wait(top.dm.mem[16'hfffc] == 8'hff);


display("\nDone\n");
```

Compare the results with Golden Data



ModelSim







ModelSim – Transcript

View → Transcript

```
View Compile Simulate
   Call Stack
   Capacity
   Class Browser
   Coverage
   Dataflow
   Files (n)
   FSM List (q)

✓ Library (u)

   List
   Locals
   Message Viewer

✓ Memory List (w)

✓ Objects

   OVM (2)
   PA State Machine List (3)

✓ Process

   Profiling

✓ Project (x)

   Schematic (1)

✓ Structure (z)

✓ Transcript

   Verification Management
   Watch

✓ Wave
```


```
Transcript =
 DM['h909c] = fffff000, pass
 DM['h90a0] = fffff000, pass
 DM['h90a4] = fffff000, pass
 DM['h90a8] = 13579d7c, pass
 DM['h90ac] = 13578000, pass
 DM['h90b0] = fffff004, pass
         **
         * *
         * *
               Congratulations !!
         * *
         **
         * *
               Simulation PASS!!
         **
          * *
 ** Note: $finish
                      : C:/Users/user/Downloads/Lab7/top tb.sv(95)
    Time: 6995 ns Iteration: 2 Instance: /top tb
```



ModelSim – Add wave

Add almost all signals in this module


Add specific signal in this module



Generate .hex file



Generate .hex from .s




- 1. riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o
- 2. riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o
- 3. riscv32-unknown-elf-ld-b elf32-littleriscv-T link.ld./test/prog0/setup.o./test/prog0/main.o-o./test/prog0/main.elf
- 4. riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex
- 5. python3 bin2mem.py --bin ./test/prog0/main.hex
- 6. riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump



Main memory (link.ld)

```
OUTPUT_ARCH( "riscv" )
      SECTIONS
          = 0 \times 0000;
          .text : { *(.text) }
          = 0 \times 8000;
           .data : { *(.data) }
10
11
           = 0 \times 9000;
12
          _answer = .;
13
14
           = 0xfff0;
15
          _stack = .;
16
17
           . = 0xfffc;
18
          _sim_end = .;
19
20
```





11

```
$\text{riscv32-unknown-elf-ld-b} elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf
```

```
text
     _start:
     init stack:
        # set stack pointer
        la sp, _stack
      SystemInit:
 9
10
        # jump to main
11
        jal main
12
13
      SystemExit:
        # End simulation
14
15
       # Write -1 at _sim_end(0xfffc)
        la t0, _sim_end
16
17
        li t1, -1
18
        sw t1, 0(t0)
19
20
      dead_loop:
        # infinite loop
22
          dead loop
```

```
.data
     # ...
      .text
      .globl main
      main:
        addi sp, sp, -4
        sw s0, 0(sp)
        la s0, _answer
10
11
12
        # ...
13
14
      main exit:
15
        /* Simulation End */
16
17
        lw s0, 0(sp)
18
        addi sp, sp, 4
19
        ret
```

```
243
       Disassembly of section .text:
244
245
       00000000 < start>:
246
          0: 00010117
                                   auip
247
          4: ff010113
                                   addi
248
       00000008 <SystemInit>:
249
250
          8: 018000ef
                                   jal
251
252
       0000000c <SystemExit>:
          c: 00010297
253
                                   auip
254
         10: ff028293
                                   addi
         14: fff00313
255
                                   li
256
         18: 0062a023
                                   SW
257
258
       0000001c <dead loop>:
259
         1c: 0000006f
                                   j 1c
260
261
       00000020 <main>:
262
         20: ffc10113
                                   addi
         24: 00812023
263
                                   SW
264
         28: 00009417
                                   auip
265
         2c: fd840413
                                   addi
```

Get rid of OS info, Only Preserve the memory info

\$ riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex

- Get rid of OS information
- Only Preserve the memory info

```
243
      Disassembly of section .text:
244
245
      00000000 < start>:
          0: 00010117
                                 auipc sp,0x10
246
247
          4: ff010113
                                 addi sp,sp,-16 # fff0 < stack>
248
249
      00000008 <SystemInit>:
250
         8: 018000ef
                                 jal ra,20 <main>
251
252
      0000000c <SystemExit>:
253
          c: 00010297
                                 auipc t0,0x10
254
        10: ff028293
                                 addi t0,t0,-16 # fffc < sim end>
255
        14: fff00313
                                 li t1,-1
256
        18: 0062a023
                                 sw t1,0(t0)
257
258
      0000001c <dead loop>:
259
        1c: 0000006f
                                 j 1c <dead loop>
260
261
      00000020 <main>:
262
         20: ffc10113
                                 addi sp,sp,-4
263
         24: 00812023
                                 sw s0.0(sp)
        28: 00009417
                                 auipc s0,0x9
264
        2c: fd840413
                                 addi s0,s0,-40 # 9000 <_answer>
265
```

```
@00000000
     17 01 01 00 13 01 01 FF EF 00 80 01 97 02 01 00
     93 82 02 FF 13 03 F0 FF 23 A0 62 00 6F 00 00 00
     13 01 C1 FF 23 20 81 00 17 94 00 00 13 04 84 FD
     93 02 F0 FF 13 03 F0 FF B3 82 62 00 B3 82 62 00
     B3 82 62 00 B3 82 62 00 B3 82 62 00 13 03 E0 FF
     B3 02 53 00 B3 02 53 00 B3 02 53 00 B3 02 53 00
     B3 02 53 00 23 20 54 00 13 04 44 00 93 02 00 00
     13 03 F0 FF B3 82 62 40 B3 82 62 40 B3 82 62 40
10
     B3 82 62 40 B3 82 62 40 13 03 D0 FF B3 02 53 40
     B3 02 53 40 B3 02 53 40 B3 02 53 40 B3 02 53 40
12
     23 20 54 00 13 04 44 00 93 02 10 00 13 03 10 00
13
     B3 92 62 00 B3 92 62 00 B3 92 62 00 B3 92 62 00
     B3 92 62 00 13 03 20 00 B3 12 53 00 B3 12 53 00
14
15
     B3 12 53 00 B3 12 53 00 B3 12 53 00 23 20 54 00
16
     13 04 44 00 93 02 F0 FF 13 03 10 00 B3 A2 62 00
17
     B3 A2 62 00 B3 A2 62 00 B3 A2 62 00 B3 A2 62 00
18
     13 03 F0 FF B3 22 53 00 B3 22 53 00 B3 22 53 00
```



(Optional) Convert byte to word

.hex (byte)
Liitle Endian

```
@00000000
     17 01 01 00 13 01 01 FF EF 00 80 01 97 02 01 00
     93 82 02 FF 13 03 F0 FF 23 A0 62 00 6F 00 00 00
     13 01 C1 FF 23 20 81 00 17 94 00 00 13 04 84 FD
     93 02 F0 FF 13 03 F0 FF B3 82 62 00 B3 82 62 00
      B3 82 62 00 B3 82 62 00 B3 82 62 00 13 03 E0 FF
      B3 02 53 00 B3 02 53 00 B3 02 53 00 B3 02 53 00
      B3 02 53 00 23 20 54 00 13 04 44 00 93 02 00 00
     13 03 F0 FF B3 82 62 40 B3 82 62 40 B3 82 62 40
10
     B3 82 62 40 B3 82 62 40 13 03 D0 FF B3 02 53 40
11
     B3 02 53 40 B3 02 53 40 B3 02 53 40 B3 02 53 40
     23 20 54 00 13 04 44 00 93 02 10 00 13 03 10 00
12
13
     B3 92 62 00 B3 92 62 00 B3 92 62 00 B3 92 62 00
14
     B3 92 62 00 13 03 20 00 B3 12 53 00 B3 12 53 00
      B3 12 53 00 B3 12 53 00 B3 12 53 00 23 20 54 00
16
     13 04 44 00 93 02 F0 FF 13 03 10 00 B3 A2 62 00
17
     B3 A2 62 00 B3 A2 62 00 B3 A2 62 00 B3 A2 62 00
     13 03 F0 FF B3 22 53 00 B3 22 53 00 B3 22 53 00
```

.mem (word)

```
@00000000
      00010117
      FF010113
      018000EF
      00010297
      FF028293
      FFF00313
      0062A023
      0000006F
      FFC10113
10
11
      00812023
12
      00009417
13
      FD840413
14
      FFF00293
15
      FFF00313
16
      006282B3
17
      006282B3
18
      006282B3
```

.dump

```
243
      Disassembly of section .text:
244
245
      00000000 <_start>:
246
         0: 00010117
                                 auipc sp,0x10
247
         4: ff010113
                                 addi sp,sp,-16 # fff0 <_stack>
248
249
      00000008 <SystemInit>:
250
         8: 018000ef
                                 jal ra,20 <main>
251
252
      0000000c <SystemExit>:
253
         c: 00010297
                                 auipc t0,0x10
254
         10: ff028293
                                 addi t0,t0,-16 # fffc <_sim_end>
255
         14: fff00313
                                 li t1.-1
256
        18: 0062a023
                                 sw t1,0(t0)
257
258
      0000001c <dead_loop>:
259
                                 j 1c <dead loop>
        1c: 0000006f
260
261
      00000020 <main>:
262
         20: ffc10113
                                 addi sp,sp,-4
                                 sw s0,0(sp)
263
         24: 00812023
264
         28: 00009417
                                 auipc s0,0x9
265
         2c: fd840413
                                 addi s0,s0,-40 # 9000 <_answer>
```



```
∨ LAB7
  ∨ src

    ■ RegFile.v

    Top.v

✓ test

   ∨ prog0
    ≡ golden.hex
    ASM main.s
    ASM setup.s

✓ prog1

    ≡ golden.hex
    ASM main.s
    ASM setup.s
  bin2mem.py
  ≡ link.ld
 M Makefile
```

```
.PHONY: all
                                                                   22
                                                                         all: build_mem build_dump
                                                                         # Transfer format (byte -> word) (.hex -> .mem)
      PRO_PATH ?= ./test/prog0/
                                                                         build mem: build hex
      SRC NAME ?= main
                                                                   27
                                                                             python3 bin2mem.py --bin $(ELF).hex
      ELF NAME ?= main
                                                                   28
      SET_NAME ?= setup
                                                                         # Generate binary file (format: verilog byte by byte) (.elf -> .hex)
                                                                         build_hex: build_elf
                                                                   31
      SRC ?= $(PRO_PATH)$(SRC_NAME)
                                                                             $(RISCV_OBJCOPY) $(ELF).elf $(ELF).hex
                                                                   32
      ELF ?= $(PRO_PATH)$(ELF_NAME)
                                                                         # Generate Executable and Linkable Format (elf) file (.o .o .o ... -> .elf)
      SET ?= $(PRO_PATH)$(SET_NAME)
                                                                         build_elf: build_object
                                                                   35
                                                                             $(RISCV LD) $(LDFLAGS) $(SET).o $(SRC).o -o $(ELF).elf
      export CROSS PREFIX ?= riscv32-unknown-elf-
                                                                   36
11
      export RISCV AS ?= $(CROSS PREFIX)as
                                                                   37
                                                                         # Generate object files (*.s -> *.o)
      export RISCV_LD ?= $(CROSS_PREFIX)ld
                                                                   38
                                                                         build object:
      export RISCV_OBJDUMP ?= $(CROSS_PREFIX)objdump -xsd
                                                                   39
                                                                             $(RISCV_AS) $(CFLAGS) $(SET).s -o $(SET).o
14
      export RISCV OBJCOPY ?= $(CROSS PREFIX)objcopy -0 verilog
                                                                   40
                                                                             $(RISCV AS) $(CFLAGS) $(SRC).s -o $(SRC).o
                                                                    41
     LDFILE := link.ld
                                                                   42
                                                                         # Disassemble for debugging (.elf -> .dump)
     CFLAGS := -march=rv32i -mabi=ilp32
                                                                         build_dump: build_elf
                                                                   43
                                                                    44
                                                                             $(RISCV_OBJDUMP) $(ELF).elf > $(ELF).dump
     LDFLAGS := -b elf32-littleriscv -T $(LDFILE)
                                                                   45
                                                                   46
                                                                         .PHONY: clean
                                                                   47
                                                                   48
                                                                         clean:
                                                                             rm -rf $(PRO_PATH)*.elf $(PRO_PATH)*.dump $(ELF).hex $(PRO_PATH)*.o $(PRO_PATH)*.mem
```



= top_tb.sv

Makefile

\$ make

```
(base) wayne@wayne-Linux:~/tmp$ cd Lab7
(base) wayne@wayne-Linux:~/tmp/Lab7$ make
riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/setup.s -o ./test/prog0/setup.o
riscv32-unknown-elf-as -march=rv32i -mabi=ilp32 ./test/prog0/main.s -o ./test/prog0/main.o
riscv32-unknown-elf-ld -b elf32-littleriscv -T link.ld ./test/prog0/setup.o ./test/prog0/main.o -o ./test/prog0/main.elf
riscv32-unknown-elf-objcopy -O verilog ./test/prog0/main.elf ./test/prog0/main.hex
python3 bin2mem.py --bin ./test/prog0/main.hex
riscv32-unknown-elf-objdump -xsd ./test/prog0/main.elf > ./test/prog0/main.dump
```

\$ make clean

```
(base) wayne@wayne-Linux:~/tmp/Lab7$ make clean rm -rf ./test/prog0/*.elf ./test/prog0/*.dump ./test/prog0/main.hex ./test/prog0/*.o ./test/prog0/*.mem
```





16

Summary

- 1. Put your CPU into src folder
 (Pay attention to the name: Top.v / Top / im / dm / mem / regfile / registers)
- 2. Use makefile to produce .hex file from .s file (in Ubuntu)
 - (1) Change directory to Lab7 (use cd)
 - (2) \$ make / \$ make all
- 3. Copy main.hex & main.dump into test/prog0/ folder (from Ubuntu to Windows) (main.hex is the byte memory that needs to be loaded into mem of im & dm) (main.dump is used for debugging)
- 4. Use ModelSim to check results and debug with waveform & .dump file

```
1  module RegFile (
2    // ...
3    // Finish by yourself
4    // ...
5  );
6
7  reg [31:0] registers [0:31];
```

```
1  module SRAM (
2    // ...
3    // Finish by yourself
4    // ...
5  );
6
7  reg [7:0] mem [0:65535];
```

Top.v

```
|module Top (
    input clk,
    input rst
SRAM im(
SRAM dm(
RegFile regfile(
```



Format of the Lab Report (PDF !!!)

- Cover (There is a default format of the report on the Moodle.)
- Content of the report
 - 1. Draw an Architecture Diagram
 - Please use draw.io or powerpoint or any other painting software
 - Don't use paper & pen
 - Draw the Architecture Diagram of your CPU by yourself (You can draw a same diagram provided by TA if you use the same architecture as TA.)
 - 2. Introduce each module (function / corner case / and so on...)
 - 3. Screenshot the successful result (prog0)
 - 4. (Optional) Your prog1, prog2, ...



File structure for submission

