

密级状态： 绝密( ) 秘密( ) 内部资料( ) 公开( √ )  
Security Class: Top-Secret ( ) Secret ( ) Internal ( ) Public ( √ )

# Rockchip\_基于 DRM 框架的 HDMI 开发指南

## Rockchip\_HDMI\_Based\_on\_DRM\_Framework\_Developer\_Guide

(第二系统产品部)

(Technical Department, R & D Dept. II)

<b>文件状态:</b> <b>Status:</b> [ ] 草稿 [ ] Draft [ ] 正在修改 [ ] Modifying [√] 正式发布 [√] Released	<b>文件标识:</b> <b>File No.:</b>	RK-KF-YF-213
	<b>当前版本:</b> <b>Current Version:</b>	V1.7
	<b>作 者:</b> <b>Author:</b>	陈顺庆 Chen Shunqing
	<b>完成日期:</b> <b>Finish Date:</b>	2020-02-18
	<b>审 核:</b> <b>Auditor:</b>	
	<b>审核日期:</b> <b>Finish Date:</b>	

---

## 免责声明

本文档按“现状”提供，福州瑞芯微电子股份有限公司（“本公司”，下同）不对本文档的任何陈述、信息和内容的准确性、可靠性、完整性、适销性、特定目的性和非侵权性提供任何明示或暗示的声明或保证。本文档仅作为使用指导的参考。

由于产品版本升级或其他原因，本文档将可能在未经任何通知的情况下，不定期进行更新或修改。

## Disclaimer

THIS DOCUMENT IS PROVIDED “AS IS”. FUZHOU ROCKCHIP ELECTRONICS CO., LTD.(“ROCKCHIP”)DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY, COMPLETENESS, MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS.

## 商标声明

“Rockchip”、“瑞芯微”、“瑞芯”均为本公司的注册商标，归本公司所有。

本文档可能提及的其他所有注册商标或商标，由其各自拥有者所有。

## Trademark Statement

“Rockchip”, “瑞芯微”, “瑞芯” shall be Rockchip’s registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

## 版权所有 © 2019 福州瑞芯微电子股份有限公司

超越合理使用范畴，非经本公司书面许可，任何单位和个人不得擅自摘抄、复制本文档内容的部分或全部，并不得以任何形式传播。

## Copyright © 2019 Fuzhou Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

福州瑞芯微电子股份有限公司

Fuzhou Rockchip Electronics Co., Ltd.

地址：福建省福州市铜盘路软件园 A 区 18 号

网址：[www.rock-chips.com](http://www.rock-chips.com)

客户服务电话：+86-4007-700-590

客户服务传真：+86-591-83951833

客户服务邮箱：[fae@rock-chips.com](mailto:fae@rock-chips.com)

Fuzhou Rockchip Electronics Co., Ltd.

Address: No. 18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: [www.rock-chips.com](http://www.rock-chips.com)

Customer service Tel.: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-mail: [fae@rock-chips.com](mailto:fae@rock-chips.com)

## 版本历史 Revision History

版本号 Version no.	作者 Author	修改日期 Revision Date	修改说明 Revision description	备注 Remark
V1.0	陈顺庆 Chen Shunqing	2017-12-14	发布初始版本 Initial version release	
V1.1	陈顺庆 Chen Shunqing	2018-3-21	补丁 5.2 设置 HDMI 旋转说明 Add HDMI rotation setting instruction in 5.2	
V1.2	陈顺庆 Chen Shunqing	2019-2-26	更新 2.23、5.2、5.4 Update 2.23, 5.2, 5.4	
V1.3	陈顺庆 Chen Shunqing	2019-11-27	更新 hwc 属性 Update hwc property	
V1.4	陈顺庆 Chen Shunqing	2020-2-3	更新属性设置和问题分析 Update property Settings and issue analysis	
V1.5	王杭/陈顺庆 WH Chen Shunqing	2020-2-18	添加 4.5、6.13、6.14、6.15 Add section 4.5、6.13、6.14、6.15	
V1.6	陈顺庆 Chen Shunqing	2021-2-25	增加 RK356X 支持	
V1.7	陈顺庆 Chen Shunqing	2021-4-22	配置 DDC 用外部 I2C	

## 目 录 Contents

ROCKCHIP_基于 DRM 框架的 HDMI 开发指南.....	1
1 简介 OVERVIEW.....	1
2 变量定义 VARIABLE DEFINITION .....	1
3 HDMI/DP 相关配置 HDMI/DP RELATED CONFIGURATION .....	1
3.1 HDMI 配置 DTS HDMI CONFIGURATION DTS.....	1
3.1.1 使能对应显示设备节点 Enable the corresponding display device node.....	1
3.1.2 使能显示接口组件 Enable the display interface component.....	2
3.1.3 绑定 VOP Bind VOP .....	2
3.1.4 开机 LOGO Boot up LOGO .....	3
3.1.5 绑定 PLL.....	3
3.1.6 DDC 配置成外部 I2C DDC configure as external I2C.....	4
3.2 HDMI 相关配置说明 HDMI RELATED CONFIGURATION INSTRUCTION.....	7
3.2.1 信号强度配置(RK3288/RK3368/RK3399/RK356X) Signal strength configuration (RK3288/RK3368/RK3399/RK356X).....	7
3.2.2 DDC 的 I2C 速率配置 DDC I2C rate configuration.....	9
3.2.3 使能 HDCP1.4 Enable HDCP1.4 .....	9
3.2.4 打开音频 Enable audio.....	9
3.3 参考配置 REFERENCE CONFIGURATION .....	9
3.3.1 EDP(VOPB) + HDMI(VOPL).....	9
3.3.2 LVDS(VOPL) + HDMI(VOPB) .....	10
3.3.3 MIPI(VOPB) + HDMI(VOPL) .....	11
3.3.4 HDMI(VOPB) + DP(VOPL) .....	12
4 显示框架配置 DISPLAY FRAMEWORK CONFIGURATION .....	13
4.1 主副显示器配置 MAIN/SECONDARY DISPLAY CONFIGURATION .....	13
4.2 主副显示器接口查询 MAIN/SECONDARY DISPLAY INTERFACE QUERY .....	15
4.3 FRAMEBUFFER 分辨率配置 FRAMEBUFFER RESOLUTION CONFIGURATION .....	15
4.4 分辨率过滤配置 RESOLUTION FILTER CONFIGURATION .....	16
4.5 HDMI 设置选项 HDMI SETTING OPTIONS .....	17
5 常用调试方法 COMMONLY USED DEBUGGING METHOD.....	18
5.1 查看 VOP 状态 CHECK VOP STATUS .....	18
5.2 查看 CONNECTOR 状态 CHECK CONNECTOR STATUS .....	20
5.3 查看 HDMI 状态 CHECK HDMI STATUS .....	21
5.4 命令行设置分辨率 USE COMMAND LINE TO SET RESOLUTION .....	22
5.5 设置颜色格式、深度 SET COLOR FORMAT AND DEPTH.....	23
5.6 设置过扫描 SET OVERSCAN.....	24
5.7 设置亮度、对比度、饱和度、色度 SET BRIGHTNESS, CONTRAST, SATURATION, HUE.....	24
5.8 设置白名单 SET WHITE LIST .....	25
6 Q&A.....	26

6.1	EDID 没有读到的情况下怎么设置默认分辨率 HOW TO SET THE DEFAULT RESOLUTION WITHOUT EDID .....	26
6.2	如何设置 HDMI 旋转 HOW TO SET HDMI ROTATION .....	26
6.3	如何设置 HDMI 缩放 HOW TO SET HDMI OVERSCAN .....	26
6.4	如何输出特殊分辨率 HOW TO OUTPUT SPECIAL RESOLUTION .....	27
6.5	强制输出 4K 分辨率 FORCE TO OUTPUT 4K RESOLUTION .....	28
6.6	RECOVERY HDMI 没显示 RECOVERY HDMI HAS NO DISPLAY .....	28
6.7	RK3288 4K 分辨率没有显示问题 RK3288 FAILS TO DISPLAY WITH 4K RESOLUTION .....	29
6.8	RK3399 HDMI UBOOT LOGO 绿屏问题 RK3399 HDMI UBOOT LOGO SHOWS GREEN.....	30
6.9	插入 HDMI 之后 TP 的坐标变化 TP COORDINATES CHANGE AFTER HDMI IS CONNECTED...	30
6.10	分辨率设置不成功 RESOLUTION SETTING IS NOT SUCCESSFUL .....	31
6.11	RK3399 HDMI 设置展频 RK3399 HDMI SPREAD SPECTRUM SETTING .....	31
6.12	[DRM:VOP_ISR] ERROR POST_BUF_EMPTY IRQ ERR .....	31
6.13	SETTINGS 无法设置 HDMI 分辨率 UNABLE TO SET HDMI RESOLUTION IN SETTINGS.....	31
6.14	4K UI 相关问题 4K UI RELATED ISSUES .....	32
6.15	HDMI 没有 4K 分辨率 HDMI DOESN'T HAVE 4K RESOLUTION .....	33
6.16	RK3566 屏 + HDMI 双显有哪些限制 WHAT RESTRICTIONS OF RK3566 SCREEN + HDMI DUAL DISPLAY .....	33

# 1 简介 Overview

DRM 全称是 Direct Rendering Manager, 是 DRI(Direct Rendering Infrastructure)框架的一个组件; Android 新版本逐渐从 Framebuffer 框架迁移到 DRM 上, 从内核 4.4 开始, RK 的显示框架逐渐迁移到 DRM 上; 本文档介绍如何使用新的显示框架, 适用于以下 SDK:

The full name of DRM is Direct Rendering Manager, which is a component of DRI (Direct Rendering Infrastructure) framework. Android new versions gradually switch the framework from Framebuffer to DRM. Starting from kernel 4.4, RK display framework is gradually changed to DRM. This document introduces how to use new display framework, which is suitable for the following SDK:

- RK3399 Android7.1 SDK
- RK3368H Android7.1 SDK/ RK3368H Android8.1 SDK
- RK3126C Android8.1 SDK
- RK3288 Android7.1 SDK
- RK3399 Linux SDK
- RK356X Android11.0 SDK

## 2 变量定义 Variable definition

- Android7.1/Android8.1  
#define PROPERTY\_TYPE "sys"
- Android9.0 and after  
#define PROPERTY\_TYPE "vendor"

For example format as follows:

Android8.1		Android9.0
hwc.	->	vendor.hwc.
sys.	->	vendor.
persist.sys	->	persist.vendor

## 3 HDMI/DP 相关配置 HDMI/DP related configuration

### 3.1 HDMI 配置 dts HDMI configuration dts

#### 3.1.1 使能对应显示设备节点 Enable the corresponding display device node

打开显示设备执行相关 HDMI 的 probe 函数, 注册显示设备驱动, 如打开 HDMI 需要添加:

Open the display device, execute HDMI related probe function, and register the display device

driver. For example, to enable HDMI, need to add:

```
&hdm {
    status = "okay";
};
```

### 3.1.2 使能显示接口组件 Enable the display interface component

display-subsystem 注册会把所有打开的设备以组件的形式加在一起，等所有的组件加载完毕后，统一进行 bind/unbind。

display-subsystem registration will add all the devices enabled together in the form of component, and do bind/unbind after all the components are loaded completely.

### 3.1.3 绑定 VOP Bind VOP

如果平台存在两个 VOP (RK3288、RK3399)：VOPB (支持 4K)、VOPL (只支持 2K)，当显示设备节点打开时，显示接口对应 VOPB 和 VOPL 的 ports 都会打开，需要关闭用不到的那个 VOP。

If the platform has two VOP (RK3288, RK3399): VOPB (support 4K), VOPL (only support 2K). When the display device node is enabled, the display interface will enable ports of VOPB and VOPL accordingly, and need to close that VOP not used.

RK356X 平台只有一 VOP，但是分出不同的 PORT，RK3568 有 3 个 PORT 分别为 VP0、VP1、VP2；RK3566 有 2 个 PORT 分别为 VP0、VP1。所以这边可以把 VP 理解为是一个 VOP。因为只有 VP0 支持 4K 及 HDR 等，所以 HDMI 默认绑定 VP0。

RK356X only one VOP, but it has multiple ports, RK3568 has 3 PORTS (VP0、VP1、VP2); RK3566 has 2 PORTS (VP0、VP1). So we can think of the VP here as a VOP. Because VP0 support 4K and HDR, so HDMI binds VP0 default.

比如 HDMI 绑定到 VOPB 需要添加：

For example, to bind HDMI to VOPB, need to add:

```
&hdm_in_vopl {
    status = "disabled";
};
```

反之若绑定到 VOPL 则添加：

Otherwise, if bind to VOPL, need to add:

```
&hdm_in_vopb {
    status = "disabled";
};
```

如果平台只有一个 VOP，可以跳过。

If the platform only has a VOP, you can skip it.

RK356X 平台如下配置：

RK356X platform is configured as follows:

```

&hdmi_in_vp0 {
    status = "okay";
};

&hdmi_in_vp1 {
    status = "disabled";
};

```

### 3.1.4 开机 LOGO Boot up LOGO

如果 uboot logo 未开启，那 kernel 阶段也无法显示开机 logo，只能等到 android 启动后才能看到显示；在 dts 里面将对应的 route 使能即可打开 uboot logo 支持，比如打开 HDMI 的 uboot logo 显示：

If uboot logo is not enabled, it also cannot display boot up logo in kernel stage, and the display can be seen only after entering android. Enable the corresponding route in dts can enable uboot logo support, such as enabling the HDMI uboot logo display:

```

&route_hdmi {
    status = "okay";
    connect = <&vopl_out_hdmi>;
}

```

RK356X 平台如下配置：

RK356X platform is configured as follows:

```

&route_hdmi {
    status = "okay";
    connect = <&vp0_out_hdmi>;
}

```

### 3.1.5 绑定 PLL

RK3399 的 HDMI 所绑定的 VOP 时钟需要挂载到 VPLL 上，若是双显，需将另一个 VOP 时钟挂到 CPLL，这样可以分出任意 DCLK 的频率；如当 HDMI 绑定到 VOPB 时配置：

The VOP clock bound by RK3399 HDMI should be loaded to VPLL. For dual display, need to load the other VOP clock to CPLL, in this way it can split any DCLK frequency. For example, when HDMI is bound to VOPB, the configuration is as below:

```

&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};

&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
};

```



```
};
```

当 HDMI 绑定到 VOPL 时配置:

When HDMI is bound to VOPL, the configuration is as below:

```
&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};
```

RK356X 的 HDMI 所绑定的 VP 时钟需要挂载到 HPLL 上, 比如 HDMI 绑定 VP0, DSI 绑定 VP1:

The VP clock bound by RK356X HDMI should be loaded to HPLL, For example, HDMI bound VP0 and DSI bound VP1:

```
&vop {
    status = "okay";
    assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
    assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
};
```

### 3.1.6 DDC 配置成外部 I2C DDC configure as external I2C

RK3399:

```
diff --git a/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
b/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
index 118121fb2cd8..cb7d382fb2f0 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-sapphire-excavator-edp.dtsi
@@ -156,6 +156,17 @@
    status = "disabled";
};

+&i2c3 {
+    status = "okay";
+    i2c-scl-rising-time-ns = <450>;
+    i2c-scl-falling-time-ns = <15>;
+};
+
+&hdmi {
```

```

+   status = "okay";
+   ddc-i2c-bus = <&i2c3>;
+};
+
+   &i2s2 {
+       status = "okay";
+   };
diff --git a/arch/arm64/boot/dts/rockchip/rk3399.dtsi b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
index fff783d6801b..6299bf6a7937 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399.dtsi
@@ -2051,8 +2051,8 @@
+       reg-io-width = <4>;
+       rockchip,grf = <&grf>;
+       #sound-dai-cells = <0>;
-       pinctrl-names = "default";
-       pinctrl-0 = <&hdmi_i2c_xfer>;
+       //pinctrl-names = "default";
+       //pinctrl-0 = <&hdmi_i2c_xfer>;
+       status = "disabled";

+   ports {

```

## RK3288:

```

diff --git a/arch/arm/boot/dts/rk3288-evb.dtsi b/arch/arm/boot/dts/rk3288-evb.dtsi
index 90ab53c4c8c3..d61a14465fdb 100644
--- a/arch/arm/boot/dts/rk3288-evb.dtsi
+++ b/arch/arm/boot/dts/rk3288-evb.dtsi
@@ -257,6 +257,7 @@
+       #address-cells = <1>;
+       #size-cells = <0>;
+       #sound-dai-cells = <0>;
+       ddc-i2c-bus = <&i2c5>;
+       status = "okay";
+   };

@@ -345,6 +346,12 @@
+   };

+};

```

```

+&i2c5 {
+    status = "okay";
+    i2c-scl-rising-time-ns = <450>;
+    i2c-scl-falling-time-ns = <15>;
+};
+
+    &i2s {
+        #sound-dai-cells = <0>;
+        status = "okay";
diff --git a/arch/arm/boot/dts/rk3288.dtsi b/arch/arm/boot/dts/rk3288.dtsi
index 9a128a5a222d..d1b6a81ea342 100644
--- a/arch/arm/boot/dts/rk3288.dtsi
+++ b/arch/arm/boot/dts/rk3288.dtsi
@@ -1684,9 +1684,9 @@
+        interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
+        clocks = <&cru PCLK_HDMI_CTRL>, <&cru SCLK_HDMI_HDCP>,
<&cru SCLK_HDMI_CEC>;
+        clock-names = "iahb", "isfr", "cec";
-        pinctrl-names = "default", "sleep";
-        pinctrl-0 = <&hdmi_ddc>;
-        pinctrl-1 = <&hdmi_gpio>;
+        //pinctrl-names = "default", "sleep";
+        //pinctrl-0 = <&hdmi_ddc>;
+        //pinctrl-1 = <&hdmi_gpio>;
+        power-domains = <&power RK3288_PD_VIO>;
+        status = "disabled";

```

#### RK356X:

```

diff --git a/arch/arm64/boot/dts/rockchip/rk3568-evb.dtsi
b/arch/arm64/boot/dts/rockchip/rk3568-evb.dtsi
index c677295993ce..bb2554dfb777 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568-evb.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568-evb.dtsi
@@ -1054,6 +1054,7 @@
@@@ -1054,6 +1054,7 @@@
+
+    &hdmi {
+        status = "okay";
+        ddc-i2c-bus = <&i2c5>;
+        rockchip,phy-table =
+            <92812500 0x8009 0x0000 0x0270>,

```

```

<165000000 0x800b 0x0000 0x026d>,
@@ -1358,6 +1359,12 @@
    };

};

+&i2c5 {
+    status = "okay";
+    i2c-scl-rising-time-ns = <450>;
+    i2c-scl-falling-time-ns = <15>;
+};
+
+    &i2c1 {
+        status = "okay";

diff --git a/arch/arm64/boot/dts/rockchip/rk3568.dtsi b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
index 59d0f6bbe177..12ff0499bf24 100644
--- a/arch/arm64/boot/dts/rockchip/rk3568.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3568.dtsi
@@ -1800,7 +1800,7 @@
        rockchip,grf = <&grf>;
        #sound-dai-cells = <0>;
        pinctrl-names = "default";
-       pinctrl-0 = <&hdmitx_scl &hdmitx_sda &hdmitxm0_cec>;
+       pinctrl-0 = <&hdmitxm0_cec>;
        status = "disabled";

        ports {

```

## 3.2 HDMI 相关配置说明 HDMI related configuration instruction

### 3.2.1 信号强度配置 (RK3288/RK3368/RK3399/RK356X) Signal strength configuration (RK3288/RK3368/RK3399/RK356X)

由于硬件走线差异，不同板子有可能需要不同的驱动强度配置，当遇到电视兼容性问题时，可以尝试修改这个看是否有改善。

Different boards may need different drive strength configuration due to different hardware layout. When encountering the television compatibility issue, you can try to modify this configuration.

HDMI 信号强度可通过 dts 的 rockchip.phy-table 属性配置，格式定义:<PIXELCLOCK PHY\_CKSYMTXCTRL PHY\_TXTERM PHY\_VLEVCTRL>.

Hdmi signal strength can be configured by rockchip.phy-table property in dts. The format definition: <PIXELCLOCK PHY\_CKSYMTXCTRL PHY\_TXTERM PHY\_VLEVCTRL>.

PIXELCLOCK 表示所在行参数所对应的最大 pixelclock 频率。

PIXELCLOCK means the max pixelclock frequency corresponding to the line parameter.

PHY\_CKSYMTXCTRL 寄存器(0x09)值用于调整 HDMI 信号的预加重和上升斜率，加大预加重或 sloop boost，可以提升 Data 信号的上升斜率，但会降低信号的上升/下降时间。

PHY\_CKSYMTXCTRL register (0x09) value is used to adjust the pre-emphasis and rising slope of HDMI signal. Increase the pre-emphasis or sloop boost can enhance the rising slope of Data signal and reduce the rise/fall time of the signal.

Bit[0]: Clock 信号使能。

Bit[0]: Clock signal enable

Bit[3:1]: Data 信号预加重，定义如下 rockchip,phy-table。

Bit[3:1]: Data signal pre-emphasis, defined as rockchip,phy-table below

Bit[4:5]: Data 信号 sloop boost。

Bit[4:5]: Data signal sloop boost

PHY\_TXTERM 寄存器(0x19)值用于调整端接电阻值。

PHY\_TXTERM register (0x19) value is used to adjust the terminal resistance value.

Bit[0:2]: 值越大，端接电阻值越大。

Bit[0:2]: the larger the value, the larger the terminal resistance value

PHY\_VLEVCTRL 寄存器 (0x0e) 值用于调整 HDMI 的信号幅度，具体定义如下 rockchip,phy-table:

PHY\_VLEVCTRL register (0x0e) value is used to adjust the signal amplitude of HDMI, defined as rockchip,phy-table below

Bit[0:4]: tmds\_clk +/- 信号幅度，值越低，驱动能力越强。

Bit[0:4]: the signal amplitude of tmds\_clk +/-, the smaller the value, the stronger the drive capability

Bit[5:9]: tmds\_data +/- 信号幅度，值越低，驱动能力越强。

Bit[5:9]: the signal amplitude of tmds\_data +/-, the smaller the value, the stronger the drive capability

如:

For example:

```
&hdmi {
    rockchip,phy-table =
        <74250000 0x8009 0x0004 0x0272>,
        <165000000 0x802b 0x0004 0x0209>,
        <297000000 0x8039 0x0005 0x028d>,
        <594000000 0x8039 0x0000 0x019d>,
        <000000000 0x0000 0x0000 0x0000>;
};
```

其中<74250000 0x8009 0x0004 0x0272>, 表示 pixelclock 为 74.25M(720p 分辨率)以下时, PHY\_CKSYMTXCTRL 寄存器值为 0x8009, PHY\_TXTERM 值为 0x0004, PHY\_VLEVCTRL 值为

0x0272。修改后也可用 `cat /d/dw-hdmi/phy` 命令查看对应的寄存器值，确认是否有修改成功。

<74250000 0x8009 0x0004 0x0272> means when the pixelclock is below 74.25M (720p resolution), PHY\_CKSYM\_TXCTRL register value is 0x8009, PHY\_TXTERM value is 0x0004, and PHY\_VLEVCTRL value is 0x0272. After modification, you can also use `cat /d/dw-hdmi/phy` command to check the corresponding register value to confirm if it is modified successfully.

### 3.2.2 DDC 的 I2C 速率配置 DDC I2C rate configuration

目前 I2C 速率通过 CLK 高电平和低电平的时间来定义，如下为实测 I2C 速率为 50k 时候的配置，调整 I2C 速率只需将这 2 个值按对应的比例修改即可。

Currently I2C rate is defined by the time of CLK high level and low level. Below is the configuration when the actually measured I2C rate is 50k. To adjust I2C rate, only need to modify these two values with the corresponding ratio.

```
&hdmi {
    ddc-i2c-scl-high-time-ns = <9625>;
    ddc-i2c-scl-low-time-ns = <10000>;
}
```

### 3.2.3 使能 HDCP1.4 Enable HDCP1.4

```
&hdmi {
    hdp1x-enable = <1>;
}
```

使能 HDCP1.4 后还需要通过工具烧录对应 KEY，当前工具版本为“ProvisioningTool20170526.zip”，具体操作详见工具内的使用文档。

After enabling HDCP1.4, need to flash the corresponding KEY by the tool. Current tool version is “ProvisioningTool20170526.zip”. For the detailed operation, please refer to the tool instruction document.

### 3.2.4 打开音频 Enable audio

```
&hdmi_sound {
    status = "okay";
};
```

## 3.3 参考配置 Reference configuration

### 3.3.1 EDP(VOPB) + HDMI(VOPL)

```
/* 打开 edp 设备节点 Enable the node of edp device*/
&edp {
```

```

        status = "okay";
    };
/* 绑定 edp 到 vopb   Bind edp to vopb*/
&edp_in_vopl {
    status = "disabled";
};
/* 开启 edp 的 uboot logo 显示   Enable uboot logo display for edp*/
&route_edp {
    status = "okay"
};
/* 打开 hdmi 设备节点   Enable the node of hdmi device*/
&hdmi {
    status = "okay";
};
/* 绑定 hdmi 到 vopl   Bind hdmi to vopl*/
&hdmi_in_vopb {
    status = "disabled";
};

```

RK3399 还需将 HDMI 绑定的 VOPL 时钟挂到 VPLL 上，如下（其他芯片不需要配置）：

Besides, RK3399 needs to load the VOPL clock bound by HDMI to VPLL as below (no need to configure for other chips):

```

&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};

```

### 3.3.2 LVDS(VOPL) + HDMI(VOPB)

```

//使能 LVDS   Enable LVDS
&lvds {
    status = "okay";
};
//绑定 LVDS 到 VOPL   Bind LVDS to VOPL
&lvds_in_vopb {
    status = "disabled";
};

```

```
//LVDS 屏显示 uboot logo    LVDS panel displays uboot logo
&route_lvds{
    connect = <&vopl_out_lvds>;
    status = "okay"
};
//使能 HDMI    Enable HDMI
&hdmi {
    status = "okay";
};
//绑定 HDMI 到 VOPB    Bind HDMI to VOPB
&hdmi_in_vopl {
    status = "disabled";
};
```

RK3399 还需将 HDMI 绑定的 VOPB 时钟挂到 VPLL 上，如下（其他芯片不需要配置）：

Besides, RK3399 needs to load the VOPB clock bound by HDMI to VPLL as below (no need to configure for other chips):

```
&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
};
```

### 3.3.3 MIPI(VOPB) + HDMI(VOPL)

```
&mipi {
    status = "okay";
};
&mipi_in_vopl {
    status = "disabled";
};
&hdmi {
    status = "okay";
};
&hdmi_in_vopb {
    status = "disabled";
};
&route_mipi{
```



```
status = "okay"
};
```

RK3399 还需将 HDMI 绑定的 VOPL 时钟挂到 VPLL 上，如下（其他芯片不需要配置）：

Besides, RK3399 needs to load the VOPL clock bound by HDMI to VPLL as below (no need to configure for other chips):

```
&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};
```

### 3.3.4 HDMI(VOPB) + DP(VOPL)

```
&hdmi {
    status = "okay";
};
&hdmi_in_vopl {
    status = "disabled";
};
&cdn_dp {
    status = "okay";
};
&dp_in_vopl {
    status = "disabled";
};
&route_hdmi {
    status = "okay"
};
```

RK3399 还需将 HDMI 绑定的 VOPB 时钟挂到 VPLL 上，如下（其他芯片不需要配置）：

Besides, RK3399 needs to load the VOPB clock bound by HDMI to VPLL as below (no need to configure for other chips):

```
&vopb {
    assigned-clocks = <&cru DCLK_VOP0_DIV>;
    assigned-clock-parents = <&cru PLL_VPLL>;
};
&vopl {
    assigned-clocks = <&cru DCLK_VOP1_DIV>;
    assigned-clock-parents = <&cru PLL_CPLL>;
```

```
};
```

RK356X 目前 HDMI 默认绑定 VP0，其他屏绑定 VP1/VP2:

RK356X HDMI bound VP0 default, other screens are bound to VP1 / VP2:

```
&dsi0_in_vp0 {
    status = "disabled";
};

&dsi0_in_vp1 {
    status = "okay";
};

&hdmi_in_vp0 {
    status = "okay";
};

&hdmi_in_vp1 {
    status = "disabled";
};

&vop {
    status = "okay";
    assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
    assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
};
```

## 4 显示框架配置 Display framework configuration

当前 SDK 的显示框架增加了一些系统属性，用于帮助客户能够根据需求配置显示。

Current SDK display framework adds some system properties, aiming to help customers configure display according to the requirements.

### 4.1 主副显示器配置 Main/secondary display configuration

表 4-1 主副显示器分辨率设置

Table 4-1 Main/secondary display resolution setting

属性 Property	功能说明 Function description
----------------	------------------------------

PROPERTY_TYPE.hwc.device.primary	设置显示接口做为主显 Set the display interface as main display
PROPERTY_TYPE.hwc.device.extend	设置显示接口做为副显 Set the display interface as secondary display

**Note:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

以上两个属性的配置可加在产品配置目录下的 system.prop 里（如 device/rockchip/rk3368/rk3368\_mid/system.prop）。

The configurations of above two properties can be added in system.prop under the product configuration directory (such as device/rockchip/rk3368/rk3368\_mid/system.prop).

默认情况下(即以上属性未配置时), 不支持热拔插设备（如 CVBS/MIPI/LVDS 等）会作为主显, 支持热插拔设备（如 HDMI/DP 等）会作为次显。

By default (when above properties are not configured), it doesn't support to use hot-plug devices (such as CVBS/MIPI/LVDS, etc.) as main display, but supports to use hot-plug devices (such as HDMI/DP, etc.) as secondary display.

通常主、副显只配置一个显示接口, 例如 RK3399 MID SDK 默认采用的配置, HDMI 作为主显示, EDP 作为副显示。

Generally it only configures one display interface for the main and secondary display. For example, RK3399 MID SDK default configuration is to use HDMI as main display and EDP as secondary display.

```
PROPERTY_TYPE.hwc.device.primary=HDMI-A
```

```
PROPERTY_TYPE.hwc.device.extend=eDP
```

当主/副显配置多个显示接口时, 优先使用支持热拔插的设备; 例如:

When main/secondary display is configured with multiple display interfaces, prefer to use the device supporting hot-plug. For example:

```
PROPERTY_TYPE.hwc.device.primary=HDMI-A,eDP
```

当 HDMI 插入时, 主显使用 HDMI 作为显示, HDMI 拔出时, 主显使用 CVBS 作为显示。

When HDMI is plugged, main display will use HDMI as display. When HDMI is unplugged, main display will use CVBS as display.

**注意:** 由于主显的 framebuffer 分辨率无法动态更改, 所以有两个或以上设备作为主显时, 最好设定一个主显的 framebuffer 分辨率; 设置方法见章节 3.3。

**Note:** The framebuffer resolution of main display cannot be changed dynamically, so when there are two or more devices used as main display, you'd better set a framebuffer resolution for main display. For the setting method, refer to chapter 3.3.

关于接口名称可以参见 hardware/rockchip/hwcomposer/drmresources.cpp 里的定义:

For the interface name, you can refer to the definition in hardware/rockchip/hwcomposer/drmresources.cpp:

```
struct type_name connector_type_names[] = {
    { DRM_MODE_CONNECTOR_Unknown, "unknown" },//未知接口 unknown interface
    { DRM_MODE_CONNECTOR_VGA, "VGA" },    //VGA
```

```

{ DRM_MODE_CONNECTOR_DVII, "DVI-I" },//DVI, 暂不支持 currently unsupported
{ DRM_MODE_CONNECTOR_DVID, "DVI-D" },//DVI, 暂不支持 currently unsupported
{ DRM_MODE_CONNECTOR_DVIA, "DVI-A" },//DVI, 暂不支持 currently unsupported
{ DRM_MODE_CONNECTOR_Composite, "composite" },//不支持 unsupported
{ DRM_MODE_CONNECTOR_SVIDEO, "s-video" },//S 端子 S port
{ DRM_MODE_CONNECTOR_LVDS, "LVDS" },//LVDS
{ DRM_MODE_CONNECTOR_Component, "component" },//分量信号 YPbPr Component
signal YPbPr
{ DRM_MODE_CONNECTOR_9PinDIN, "9-pin DIN" },//不支持 unsupported
{ DRM_MODE_CONNECTOR_DisplayPort, "DP" },//DP
{ DRM_MODE_CONNECTOR_HDMIA, "HDMI-A" },//HDMI A 型口 HDMI A type
{ DRM_MODE_CONNECTOR_HDMIB, "HDMI-B" },//HDMI B 型口, 不支持 HDMI B
type, unsupported
{ DRM_MODE_CONNECTOR_TV, "TV" },// CVBS
{ DRM_MODE_CONNECTOR_eDP, "eDP" },//EDP
{ DRM_MODE_CONNECTOR_VIRTUAL, "Virtual" },//不支持 unsupported
{ DRM_MODE_CONNECTOR_DSI, "DSI" },//MIPI
};

```

## 4.2 主副显示器接口查询 Main/secondary display interface query

可以通过以下两个只读属性来分别查询主副显示器的输出接口的名称。

The following two read only properties can be used to separately inquire the output interface name of main/secondary display.

表 4-2 主副显示器查询

Table 4-2 Main/secondary display query

属性 Property	功能说明 Function description
PROPERTY_TYPE.hwc.device.main	查询当前主显的输出接口 Inquire current output interface of main display
PROPERTY_TYPE.hwc.device.aux	查询当前副显的输出接口 Inquire current output interface of secondary display

**Note:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

## 4.3 FrameBuffer 分辨率配置 FrameBuffer resolution configuration

可以通过配置以下属性来设置 FrameBuffer 的分辨率：

The resolution of FrameBuffer can be set by configuring the following property:

```
persist.PROPERTY_TYPE.framebuffer.main=1920x1080@60
```

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

## 4.4 分辨率过滤配置 Resolution filter configuration

因为初始获取到的全部分辨率过多，有些分辨率对用户来说并不需要，因此在 SDK 的 HWC 模块中对分辨率进行了过滤。

Because there are too many initially acquired resolutions, and some resolution are not useful for users, the resolutions are filtered in HWC module of SDK.

位于 device/rockchip/common/resolution\_white.xml 路径的配置文件定义了能够通过过滤的白名单，HWC 中会根据该配置文件对初始的分辨率进行过滤筛选后再传递给上层，该 XML 文件的每一个<resolution>块定义了一个能够通过过滤的分辨率，其中详细项的定义如下：

The configuration file in the path of device/rockchip/common/resolution\_white.xml defines the white list of resolution. HWC will filter and sort the initial resolutions according to the configuration file and then transmit to upper layer. Each <resolution> block in this XML file defines a resolution which can pass the filter. For the detailed item definition, refer to below:

表 4-3 分辨率过滤项定义说明

Table 4-3 Resolution filter item definition description

项定义 Item definition	说明 Description
clock	时钟 Clock
hdisplay	行有效像素，见图 4-1 的标示 Line effective pixel, refer to the mark in picture 4-1
hsync_start	行同步起始像素，见图 4-1 的标示 Line sync start pixel, refer to the mark in picture 4-1
hsync_end	行同步结束像素，见图 4-1 的标示 Line sync end pixel, refer to the mark in picture 4-1
htotal	一行总像素，见图 4-1 的标示 Total pixels of a line, refer to the mark in picture 4-1
hskew	行偏差 Line deviation
vdisplay	帧有效行，见图 4-1 的标示 Frame effective lines, refer to the mark in picture 4-1
vsync_start	帧同步开始行，见图 4-1 的标示 Frame sync start line, refer to the mark in picture 4-1
vsync_end	帧同步结束行，见图 4-1 的标示 Frame sync end line, refer to the mark in picture 4-1
vtotal	一帧总行数，见图 4-1 的标示 Total lines of a frame, refer to the mark in picture 4-1
vscan	帧扫描信号 Frame scan signal

vrefresh	显示设备帧率 The frame rate of the display device
flags	flags 的定义如下: flages definition is as below: DRM_MODE_FLAG_PHSYNC (1<<0) DRM_MODE_FLAG_NHSYNC (1<<1) DRM_MODE_FLAG_PVSYNC (1<<2) DRM_MODE_FLAG_NVSYNC (1<<3) DRM_MODE_FLAG_INTERLACE (1<<4)
vic	HDMI 标准对应定义的 VIC 值，如 HDMI 标准中未定义置 0 VIC values defined corresponding to HDMI standard, set 0 if it is not defined in HDMI standard




图 4-1 分辨率项定义示意图

Picture 4-1 Resolution item definition view

## 4.5 HDMI 设置选项 HDMI setting options

系统的设置 APP 可以从 UI 上对当前的 HDMI 分辨率等属性进行修改。

You can modify current HDMI resolution and other properties in the system setting APP.

要在设置中显示出 HDMI 选项，android7.1 是默认显示的；android 8.1、android9.0 需对 device

下的产品目录，添加配置属性如下：

HDMI options are displayed in the setting app by default for android7.1. For android8.1 and android9.0, need to add the configuration property in the product directory of device as below:

```
BOARD_SHOW_HDMI_SETTING := true
```

UI 界面默认只显示副屏的配置，如要修改，请在 `package/apps/Settings` 的代码中，对 `HdmiSettings.java` 修改如下内容：

UI interface only displays the configuration of the aux screen by default. If want to change, you can modify the source code of `HdmiSettings.java` in `package/apps/Settings`:

```
int value = SystemProperties.getInt("persist.hdmi.ui.state", ??? );
```

代码中???的取值为 0: 显示副屏配置 UI; 1: 显示主屏配置 UI; 2: 显示主副屏 2 个 UI 配置。

The value of ??? is configured as 0: only display aux UI, 1: only display main UI, 2: display both main and aux UI.

对应的主副屏请参照 4.1 所述。

About how to configure the main and aux screen, please refer to section 4.1.

一些异常情况分析请见：6.13

Some abnormal issue analysis refers to section 6.13.

## 5 常用调试方法 Commonly used debugging method

### 5.1 查看 VOP 状态 Check VOP status

```
cat /d/dri/0/summary
```

```

VOP [ff900000.vop]: ACTIVE
Connector: HDMI-A
  bus_format[0x2025] output_mode[0xf]
Display mode: 1920x1080p60
  clk[148500] real_clk[148500] type[48] flag[5]
  H: 1920 2008 2052 2200
  V: 1080 1084 1089 1125
win0-0: ACTIVE
  format: NV12 little-endian (0x3231564e)
  zpos: 0
  src: pos[0x0] rect[3840x1080]
  dst: pos[0x0] rect[1920x1080]
  buf[0]: addr: 0x000000000ebc7000 pitch: 7680 offset: 0
  buf[1]: addr: 0x000000000ebc7000 pitch: 7680 offset: 8294400
win1-0: DISABLED
win2-0: ACTIVE
  format: AB24 little-endian (0x34324241)
  zpos: 1
  src: pos[0x0] rect[29x37]
  dst: pos[385x543] rect[29x37]
  buf[0]: addr: 0x0000000001abb000 pitch: 128 offset: 0
win2-0: DISABLED
win2-1: DISABLED
win2-2: DISABLED
win3-0: DISABLED
win3-0: DISABLED
win3-1: DISABLED
win3-2: DISABLED
VOP [ff8f0000.vop]: DISABLED

```

图 5-1

Picture 5-1

图 5-1 是 RK3399 连接 HDMI 时上述命令输出的 Log，可以提供三种信息：

Picture 5-1 shows the log output by the above command when RK3399 is connected with HDMI. It provides three kinds of information:

- VOP 状态： VOPB 处于使能状态，VOPL 处于禁用状态。  
VOP status: VOPB is enabled, VOPL is disabled.
- VOP 对应的 Connector 状态： VOPB 输出信号给 HDMI， bus\_format = 0x2025 表示 YUV444 8bit， output\_mode = 0x0f 表示 VOP 输出总线为 ROCKCHIP\_OUT\_MODE\_AAAA， 输出 1920x1080P60。  
The corresponding Connector status of VOP: VOPB outputs signal to HDMI, bus\_format = 0x2025 means YUV444 8bit, output\_mode = 0x0f means VOP output bus is ROCKCHIP\_OUT\_MODE\_AAAA, output 1920x1080P60.

常用的 bus\_format 由内核 uapi/linux/media-bus-format.h 定义：

The commonly used bus\_format is defined by kernel uapi/linux/media-bus-format.h:

```

#define MEDIA_BUS_FMT_RGB888_1X24      0x100a //RGB888
#define MEDIA_BUS_FMT_RGB101010_1X30   0x1018 //RGB101010
#define MEDIA_BUS_FMT_YUV8_1X24        0x2025 //YUV444 8bit
#define MEDIA_BUS_FMT_YUV10_1X30       0x2016 //YUV444 10bit

```



```
#define MEDIA_BUS_FMT_UYYVYY8_0_5X24      0x2026  //YUV420 8bit
#define MEDIA_BUS_FMT_UYYVYY10_0_5X30      0x2027  //YUV420 10bit
```

常用的 output\_mode 由内核 drivers/gpu/drm/rockchip/rockchip\_drm\_vop.h 定义：

The commonly used output\_mode is defined by kernel drivers/gpu/drm/rockchip/rockchip\_drm\_vop.h:

```
#define ROCKCHIP_OUT_MODE_P888      0
#define ROCKCHIP_OUT_MODE_P666      1
#define ROCKCHIP_OUT_MODE_P565      2
#define ROCKCHIP_OUT_MODE_S888      8
#define ROCKCHIP_OUT_MODE_S888_DUMMY 12
#define ROCKCHIP_OUT_MODE_YUV420    14
/* for use special outface */
#define ROCKCHIP_OUT_MODE_AAAA      15
```

- 图层配置信息：win0 和 win2 使能，win2 buffer 格式为 ARGB，buffer 大小为 29x37；目标窗口为 29x37，窗口左上角坐标（385，543）。Win0 buffer 格式为 NV12，大小为 3840x2160；目标窗口大小为 1920x1080，窗口左上角坐标（0，0）。

Image layer configuration information: win0 and win2 are enabled, win2 buffer format is ARGB, and buffer size is 29x37. Current window size is 29x37, and top-left coordinate of window is (385, 543). Win0 buffer format is NV12, size is 3840x2160. Current window size is 1920x1080, and top-left coordinate of window is (0, 0).

## 5.2 查看 Connector 状态 Check Connector status

/sys/class/drm 目录下可以看到驱动注册的各个输出接口，表 4-1 列出了 RK 平台上常见的输出名称。

You can see each output interface registered by driver in /sys/class/drm directory. Table 4-1 lists the common output interface names on RK platforms.

表 5-1

Table 5-1

名称 Name	类型 Type
card0-DP-1	DP
card0-eDP-1	EDP
card0-HDMI-A-1	HDMI
card0-TV-1	CVBS
card0-LVDS-1	LVDS
card0-DSI-1	MIPI DSI

/sys/class/drm 是 RK3399 平台 drm 目录结构，可以看到注册了 card0-HDMI-A-1 和 card0-DP-1 两种输出，分别表示 HDMI 和 DP。

/sys/class/drm is drm directory structure of RK3399 platform. You can see card0-HDMI-A-1 and

card0-DP-1 two output interfaces are registered, which separately represent HDMI and DP.

以 card0-HDMI-A-1 为例，其目录下有以下文件：

Take card0-HDMI-A-1 as example, its directory includes the following files:

- enabled 使能状态 enable status
- status 连接状态 connection status
- mode 当前输出分辨率 current output resolution
- modes 连接设备支持的分辨率列表 the resolution list supported by the device connected
- audioformat 连接设备支持的音频格式 the audio format supported by the device connected
- edid 连接设备的EDID，可以通过命令 `cat edid > /data/edid.bin` 保存下来。EDID of the device connected, which can be saved through the command `cat edid > /data/edid.bin`

## 5.3 查看 HDMI 状态 Check HDMI status

### ■ 查看当前输出状态

Check current output status

```
cat /d/dw-hdmi/status
```

HDMI 状态打印如图 5-3 所示：

Print HDMI status as picture 5-3:




图 5-3

Picture 5-3

- HDMI Output Status 表示当前 PHY 状态，只有当 PHY 使能的时候才会有后续打印。  
HDMI Output Status means current PHY status, it will print further only when PHY is enabled
- Pixel Clk 表示当前输出的像素时钟。  
Pixel Clk means currently output pixel clock.
- TMDS Clk 表示当前输出 HDMI 符号率。  
TMDS Clk means currently output HDMI symbol rate.
- Color Format 表示输出的颜色格式，取值 RGB、YUV444、YUV422、YUV420。  
Color Format means the output color format, with the values RGB, YUV444, YUV422 and YUV420
- Color Depth 表示输出的颜色深度，取值 8bit、10bit、12bit、16bit。

Color Depth means the output color depth, with the values 8bit, 10bit, 12bit and 16bit.

- Colorimery 表示输出的颜色标准，取值 ITU.BT601、ITU.BIT709、ITU.BT2020

Colorimery means the output color standard, with the values ITU.BT601, ITU.BIT709 and ITU.BT2020.

- EOTF 表示输出的 HDR 电光转换曲线方式，有如下取值：

EOTF means the conversion method of the output HDR electro-optic curve, with the following values:

EOTF	含义 Meaning
Unsupported	HDMI 不支持发送 HDR 信息 HDMI doesn't support to send HDR information
Not Defined	未定义 Not defined
Off	不发送 HDR 信息 Not to send HDR information
SDR	采用 SDR 曲线 Use SDR curve
ST2084	采用 ST2084 EOTF 曲线 Use ST2084 EOTF curve
HLG	采用 HLGEOTF 曲线 Use HLGEOTF curve

- (x0, y0)、(x1, y1)、(x2, y2)、(white x, white y)、max lum、min lum、max cll、maxfall 为静态 HDR 描述子信息，只有 EOTF 值为 SDR、ST2084、HLG 值时才会存在。

(x0,y0), (x1,y1), (x2,y2), (white x,white y), max lum, min lum, max cll and maxfall are static description sub information of HDR, and only exist when EOTF value is SDR, ST2084 or HLG.

## 5.4 命令行设置分辨率 Use command line to set resolution

- 当前可用显示分辨率列表：

Currently available display resolution list:

```
cat /sys/devices/platform/display-subsystem/drm/card0/card0-HDMI-A-1/modes
```

- 查看当前显示分辨率：

Check current display resolution:

```
cat /sys/devices/platform/display-subsystem/drm/card0/card0-HDMI-A-1/mode
```

- 通过 persist.PROPERTY\_TYPE.resolution.main 以及 persist.PROPERTY\_TYPE.resolution.aux 设置主副屏分辨率，每次设置完更新 PROPERTY\_TYPE.display.timeline(每次加 1)使分辨率生效，例子如下：

Set main/secondary panel resolution through persist.PROPERTY\_TYPE.resolution.main and persist.PROPERTY\_TYPE.resolution.aux. After each setting, update PROPERTY\_TYPE.display.timeline (add 1 each time) to make the resolution take effect. For example:

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

➤ 设置 4k60:

Set 4k60:

```
setprop persist.PROPERTY_TYPE.resolution.main 3840x2160@60
```

```
setprop PROPERTY_TYPE.display.timeline 1
```

➤ 设置 1080p60:

Set 1080p60:

```
setprop persist.PROPERTY_TYPE.resolution.main 1920x1080@60
```

```
setprop PROPERTY_TYPE.display.timeline 2
```

➤ 设置 720P60:

Set 720P60:

```
setprop persist.PROPERTY_TYPE.resolution.main 1280x720@60
```

```
setprop PROPERTY_TYPE.display.timeline 3
```

➤ 设置 480P60:

Set 480P60:

```
setprop persist.PROPERTY_TYPE.resolution.main 720x480@60
```

```
setprop PROPERTY_TYPE.display.timeline 4
```

## 5.5 设置颜色格式、深度 Set color format and depth

属性名称:

Property Name:

主屏: persist.PROPERTY\_TYPE.color.main

Main panel: persist.PROPERTY\_TYPE.color.main

副屏: persist.PROPERTY\_TYPE.color.aux

Secondary panel: persist.PROPERTY\_TYPE.color.aux

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

属性格式取下列字符串:

Property format takes the following string:

字符串 String	颜色格式 Color format	颜色深度 Color depth
Auto	自动选择 Auto	自动选择 Auto
RGB-8bit	RGB	8bit
RGB-10bit	RGB	10bit
YCBCR444-8bit	YCbCr444	8bit
YCBCR444-10bit	YCbCr444	10bit
YCBCR422-8bit	YCbCr422	8bit
YCBCR422-10bit	YCbCr422	10bit
YCbCr420-8bit	YCbCr420	8bit
YCbCr420-10bit	YCbCr420	10bit

例如 HDMI 是副屏，需要设置 YUV444 8bit:

For example, if HDMI is secondary screen, need to set YUV444 8bit:

setprop persist.PROPERTY\_TYPE.color.aux YCBCR444-8bit

## 5.6 设置过扫描 Set overscan

属性名称:

Property Name:

主屏: persist.PROPERTY\_TYPE.overscan.main

Main panel: persist.PROPERTY\_TYPE.overscan.main

副屏: persist.PROPERTY\_TYPE.overscan.aux

Secondary panel: persist.PROPERTY\_TYPE.overscan.aux

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

属性格式: overscan <left>,<top>,<right>,<bottom>

Property format: overscan <left>, <top>, <right>, <bottom>

<left>、<top>、<right>、<bottom>分别为左、上、右、下四个方向的过扫描值，最小值为 1，最大值由属性 PROPERTY\_TYPE.overscan.max 定义，如 PROPERTY\_TYPE.overscan.max 不存在，默认取 100。

<left>、<top>、<right>、<bottom> are the overscan values in the four directions of left, top, right and bottom, and the minimum value is 1, the maximum value is defined by PROPERTY\_TYPE.overscan.max. If PROPERTY\_TYPE.overscan.max is not defined, the default maximum value is 100.

## 5.7 设置亮度、对比度、饱和度、色度 Set brightness, contrast, saturation, hue

BCSH	取值范围 value range	属性名称 Property Name
亮度 brightness	整数形[0, 100]，默认取 50 Integer[0, 100], default as 50	persist.PROPERTY_TYPE.brightness.main persist.PROPERTY_TYPE.brightness.aux
对比度 contrast	整形数[0, 100]，默认取 50 Integer[0, 100], default as 50	persist.PROPERTY_TYPE.contrast.main persist.PROPERTY_TYPE.contrast.aux
饱和度 saturation	整形数[0, 100]，默认取 50 Integer[0, 100], default as 50	persist.PROPERTY_TYPE.saturation.main persist.PROPERTY_TYPE.saturation.aux
色度 hue	整形数[0, 100]，默认取 50 Integer[0, 100], default as 50	persist.PROPERTY_TYPE.hue.main persist.PROPERTY_TYPE.hue.aux

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

## 5.8 设置白名单 Set white list

- 通过 resolution\_white.xml 定义合法分辨率，只有包含在该 xml 中的分辨率才可以设置。若不存在该 xml 文件，不执行过滤。

The valid resolution is defined by resolution\_white.xml, and only the resolution contained in the xml can be set. If the xml file does not exist, do not perform filtering.

XML 文件格式如下：

XML file format is as follow:

```
<resolution>
  <clock>106500</clock>
  <hdisplay>1440</hdisplay>
  <hsync_start>1520</hsync_start>
  <hsync_end>1672</hsync_end>
  <htotal>1904</htotal>
  <hskew>0</hskew>
  <vdisplay>900</vdisplay>
  <vsync_start>903</vsync_start>
  <vsync_end>909</vsync_end>
  <vtotal>934</vtotal>
  <vscan>0</vscan>
  <vrefresh>60.00</vrefresh>
  <flags>6</flags>
</resolution>
```

- 分辨率过滤遵循以下原则：

Resolution filtering follows the following principles:

- 1) flags 属性需校验以下 flag:

The flags property needs to check the following flag:

```
#define DRM_MODE_FLAG_PHSYNC          (1<<0)
#define DRM_MODE_FLAG_NHSYNC          (1<<1)
#define DRM_MODE_FLAG_PVSYNC          (1<<2)
#define DRM_MODE_FLAG_NVSYNC          (1<<3)
#define DRM_MODE_FLAG_INTERLACE       (1<<4)
#define DRM_MODE_FLAG_420_MASK        (0x03<<23)
```

- 2) 其它参数相同，仅 DRM\_MODE\_FLAG\_PICTURE\_ASPECT\_MASK 不同的相同分辨率时，过滤与有效宽高比例不相同的分辨率。比如 720x480p60 存在 4:3/16:9 两种格式，选择 720x480p60 4:3.

If the parameters of the two resolutions are the same except for DRM\_MODE\_FLAG\_PICTURE\_ASPECT\_MASK, filter the resolution with the different effective width/height ratio. For example, if there are two formats 4:3 and 16:9 existing with 720x480p60,

```
select 720x480p60 4:3.
```

## 6 Q&A

### 6.1 EDID 没有读到的情况下怎么设置默认分辨率 How to set the default resolution without EDID

```
Commit 727e0fe68d8f422698f4e257cb7c04f90b8692c0
```

```
Author: xuhuicong xhc@rock-chips.com
```

```
Date: Tue Sep 26 17:32:56 2017 +0800
```

```
drm/edid: output common tv resolution and hdmi mode if no read the correct edid
```

```
Change-Id: Ib7379340e8c1d59382553d21b60165fe5fb371e8
```

```
Signed-off-by: xuhuicong xhc@rock-chips.com
```

在有上面的提交基础上,修改 def\_modes 的值,对应的是 vic 值,如果 4 对应的是 edid\_cea\_modes 中的:

With the above commit existing, modify the value of def\_modes, which is corresponding to vic value. For example, 4 corresponds to the value in edid\_cea\_modes as below:

```
/* 4 - 1280x720@60Hz */
{ DRM_MODE("1280x720", DRM_MODE_TYPE_DRIVER, 74250, 1280, 1390,
          1430, 1650, 0, 720, 725, 730, 750, 0,
          DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
  .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_16_9, },
```

### 6.2 如何设置 HDMI 旋转 How to set HDMI rotation

参考《Rockchip\_双屏显示旋转方向调试文档\_xxx.pdf》。

Refer to 《Rockchip\_双屏显示旋转方向调试文档\_xxx.pdf》。

### 6.3 如何设置 HDMI 缩放 How to set HDMI overscan

如果 HDMI 是主屏: setprop persist.PROPERTY\_TYPE.overscan.main "overscan 100,100,100,100"

If HDMI is main display: setprop persist.PROPERTY\_TYPE.overscan.main "overscan 100,100,100,100"

如果 HDMI 是副屏: setprop persist.PROPERTY\_TYPE.overscan.aux "overscan 100,100,100,100"

If HDMI is secondary display: setprop persist.PROPERTY\_TYPE.overscan.aux "overscan 100,100,100,100"

overscan 的 4 个参数分别指: left\_margin, top\_margin, right\_margin, bottom\_margin。

The four parameters of overscan are: left\_margin, top\_margin, right\_margin, bottom\_margin.

**Node:** PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

## 6.4 如何输出特殊分辨率 How to output special resolution

```

--- a/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
+++ b/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
@@ -2497,7 +2497,7 @@ static int dw_hdmi_connector_get_modes(struct drm_connector *connector)
{
    struct edid *edid;
    struct drm_display_mode *mode;
-   const u8 def_modes[6] = {4, 16, 31, 19, 17, 2};
+   const u8 def_modes[6] = {108, 16, 31, 19, 17, 2};
    struct hdr_static_metadata *metadata =
        &connector->display_info.hdmi.hdr_panel_metadata;

    int i, ret = 0;
@@ -2506,6 +2506,7 @@ static int dw_hdmi_connector_get_modes(struct drm_connector *connector)
{
    return 0;

    edid = drm_get_edid(connector, hdmi->ddc);
+   edid = NULL;
    if (edid) {
        dev_dbg(hdmi->dev, "got edid: width[%d] x height[%d]\n",
                edid->width_cm, edid->height_cm);
diff --git a/drivers/gpu/drm/drm_edid.c b/drivers/gpu/drm/drm_edid.c
index bfe6710..5d13766 100644
--- a/drivers/gpu/drm/drm_edid.c
+++ b/drivers/gpu/drm/drm_edid.c
@@ -1220,6 +1220,11 @@ static const struct drm_display_mode edid_cea_modes[] = {
    { 4104, 4400, 0, 2160, 2168, 2178, 2250, 0,
      DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC,
      .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, },
+   /* 108 - 800x1280p@60Hz */
+   { DRM_MODE("800x1280", DRM_MODE_TYPE_DRIVER, 76000, 800, 848,
+     880, 960, 0, 1280, 1300, 1304, 1314, 0,
+     DRM_MODE_FLAG_PHSYNC | DRM_MODE_FLAG_PVSYNC),
      .vrefresh = 60, .picture_aspect_ratio = HDMI_PICTURE_ASPECT_64_27, },
};
/*

```

如上修改:

Modify as above:

- 1、在 edid\_cea\_modes 数据的最后定义特殊的分辨率。

Define the special resolution at the end of edid\_cea\_modes data.

- 2、把 def\_mode 数组的第一个值改成特殊分辨率对应的 vic，我们上面定义的是 108。

Replace the first value of def\_mode array with the corresponding vic of the special resolution, we define 108 as above.

- 3、edid = NULL;强制把 edid 赋为 NULL，不管有没有读到 edid 都强制按 def\_modes 来显示。

edid = NULL; forcibly set edid as NULL. Forcibly display according to def\_modes no matter whether there is edid or not.



## 6.5 强制输出 4K 分辨率 Force to output 4K resolution

```
diff --git a/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c b/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
index 5ed021b..9a7f18c 100644
--- a/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
+++ b/drivers/gpu/drm/bridge/synopsys/dw-hdmi.c
@@ -2497,7 +2497,7 @@ static int dw_hdmi_connector_get_modes(struct drm_connector *connector)
{
    struct edid *edid;
    struct drm_display_mode *mode;
-   const u8 def_modes[6] = {4, 16, 31, 19, 17, 2};
+   const u8 def_modes[6] = {107, 16, 31, 19, 17, 2};
    struct hdr_static_metadata *metedata =
        &connector->display_info.hdr.hdr_panel_metadata;

    int i, ret = 0;
@@ -2506,6 +2506,7 @@ static int dw_hdmi_connector_get_modes(struct drm_connector *connector)
    return 0;

    edid = drm_get_edid(connector, hdmi->ddc);
+   edid = NULL;
    if (edid) {
        dev_dbg(hdmi->dev, "got edid: width[%d] x height[%d]\n",
                edid->width_cm, edid->height_cm);
diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
index bdc96cd4..6653dfa 100644
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
@@ -488,10 +488,12 @@ dw_hdmi_rockchip_mode_valid(struct drm_connector *connector,
    * If sink max TMDS clock < 340MHz, we should check the mode pixel
    * clock > 340MHz is YCbCr420 or not.
    */
+   #if 0
    if (mode->clock > 340000 &&
        connector->display_info.max_tmds_clock < 340000 &&
        !drm_mode_is_420(&connector->display_info, mode))
        return MODE_BAD;
+   #endif

    if (!encoder) {
        const struct drm_connector_helper_funcs *funcs;
```

如上修改：

Modify as above:

- 1、把 def\_mode 数组的第一个值改成 4K 分辨率对应的 vic，4K 分辨率定义的是 107。

Replace the first value of def\_mode array with the corresponding vic of the 4K resolution, which is 107 defined for 4K resolution.

- 2、edid = NULL;强制把 edid 赋为 NULL，不管有没有读到 edid 都强制按 def\_modes 来显示。

edid = NULL; forcibly set edid as NULL. Forcedly display according to def\_modes no matter whether there is edid or not.

- 4、注释掉上图的这段代码。

Comment out the code in above picture.

## 6.6 Recovery HDMI 没显示 Recovery HDMI has no display

Recovery 下不支持双显示，也不支持热插拔。如果需要从 HDMI 显示，代码中没有如下修改，请添加如下的修改，然后插着 HDMI 开机。

Recovery doesn't support dual display and hot plug. If you need to display with HDMI and there are not the following changes in the code, please add the following changes and boot up with HDMI connected.

```
diff --git a/minui/graphics_drm.cpp b/minui/graphics_drm.cpp
index 03e33b7..f4d5fc7 100644
--- a/minui/graphics_drm.cpp
+++ b/minui/graphics_drm.cpp
@@ -295,6 +295,7 @@ static drmModeConnector *find_main_monitor(int fd, drmModeRes *resources,
int modes;
/* Look for LVDS/eDP/DSI connectors. Those are the main screens. */
unsigned kConnectorPriority[] = {
+   DRM_MODE_CONNECTOR_HDMI_A,
   DRM_MODE_CONNECTOR_LVDS,
   DRM_MODE_CONNECTOR_eDP,
   DRM_MODE_CONNECTOR_DSI,
```

## 6.7 RK3288 4K 分辨率没有显示问题 RK3288 fails to display with 4K resolution

1、确认是 RK3288 还是 RK3288W，如果是 RK3288W，请打上下面的补丁：

Check whether it is RK3288 or RK3288W. If it is RK3288W, please apply the following patch:

```
diff --git a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
index dbd6c30..b372479 100644
--- a/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
+++ b/drivers/gpu/drm/rockchip/dw_hdmi-rockchip.c
@@ -317,7 +317,7 @@ static const struct dw_hdmi_mpll_config rockchip_mpll_cfg_420[] = {
}, {
    600000000, {
-       { 0x0041, 0x0003 },
+       { 0x0040, 0x0003 },
+       { 0x3b4d, 0x0003 },
+       { 0x5a65, 0x0003 },
    },
@@ -1075,6 +1077,7 @@ static const struct dw_hdmi_plat_data rk3288_hdmi_drv_data = {
static const struct dw_hdmi_plat_data rk3288_hdmi_drv_data = {
    .mode_valid = dw_hdmi_rockchip_mode_valid,
    .mpll_cfg = rockchip_mpll_cfg,
+   .mpll_cfg_420 = rockchip_mpll_cfg_420,
    .cur_ctr = rockchip_cur_ctr,
    .phy_config = rockchip_phy_config,
    .dev_type = RK3288_HDMI,
```

2、确认下面的补丁是否已经打上

Check whether the following patches is applied or not.

Kernel:

```
diff --git a/arch/arm/boot/dts/rk3288-evb-android-rk818-hdmi.dts b/arch/arm/boot/dts/rk3288-evb-android-rk818-hdmi.dts
index 70bc513..57da253 100644
--- a/arch/arm/boot/dts/rk3288-evb-android-rk818-hdmi.dts
+++ b/arch/arm/boot/dts/rk3288-evb-android-rk818-hdmi.dts
@@ -252,12 +252,12 @@
vdd_10: LDO_REG3 {
    regulator-always-on;
    regulator-boot-on;
-   regulator-min-microvolt = <1000000>;
-   regulator-max-microvolt = <1000000>;
+   regulator-min-microvolt = <1100000>;
+   regulator-max-microvolt = <1100000>;
    regulator-name = "vdd_10";
    regulator-state-mem {
        regulator-on-in-suspend;
-       regulator-suspend-microvolt = <1000000>;
+       regulator-suspend-microvolt = <1100000>;
    };
};

diff --git a/drivers/clk/rockchip/clk-rk3288.c b/drivers/clk/rockchip/clk-rk3288.c
index d0ac6fa..4797672 100644
--- a/drivers/clk/rockchip/clk-rk3288.c
+++ b/drivers/clk/rockchip/clk-rk3288.c
@@ -85,7 +85,7 @@
RK3066_PLL_RATE( 742500000, 8, 495, 2),
RK3066_PLL_RATE( 696000000, 1, 58, 2),
RK3066_PLL_RATE( 600000000, 1, 50, 2),
- RK3066_PLL_RATE_NB(594000000, 2, 198, 4, 1),
+ RK3066_PLL_RATE_NB(594000000, 1, 198, 8, 1),
RK3066_PLL_RATE( 552000000, 1, 46, 2),
RK3066_PLL_RATE( 504000000, 1, 84, 4),
RK3066_PLL_RATE( 500000000, 3, 125, 2),
```

Uboot:

```

diff --git a/arch/arm/cpu/armv7/rk32xx/clock-rk3288.c b/arch/arm/cpu/armv7/rk32xx/clock-rk3288.c
index 3cf2a77..e9e0329 100644
--- a/arch/arm/cpu/armv7/rk32xx/clock-rk3288.c
+++ b/arch/arm/cpu/armv7/rk32xx/clock-rk3288.c
@@ -91,7 +91,7 @@ struct pll_clk_set {
    .rate = khz * KHZ, \
    .pllcon0 = PLL_CLKR_SET(nr) | PLL_CLKOD_SET(no), \
    .pllcon1 = PLL_CLKF_SET(nr), \
    .pllcon2 = PLL_CLK_BWADJ_SET(nr >> 1), \
+   .pllcon2 = PLL_CLK_BWADJ_SET(0x07), \
    .rst_dly = ((nr*500)/24+1), \
    .aclk_peri_div = CLK_DIV_#_axi_peri_div, \
    .hclk_peri_div = CLK_DIV_#_ahb_peri_div, \
@@ -163,9 +163,9 @@ static struct pll_clk_set apll_clks[] = {
static struct pll_clk_set gpll_clks[] = {
    /* rate, nr, nf, no,    aclk_peri_div, hclk_peri_div, pclk_peri_div,    axi_bus_div, aclk_bus_div, hclk_bus_div, pclk_bus_div */
-   _GPLL_SET_CLKS(768000, 1, 64, 2,    2, 2, 4,    1, 2, 2, 4),
+   _GPLL_SET_CLKS(768000, 1, 64, 2,    2, 2, 4,    1, 2, 2, 4),
-   _GPLL_SET_CLKS(594000, 2, 198, 4,    2, 2, 4,    1, 2, 2, 4),
+   _GPLL_SET_CLKS(594000, 2, 198, 4,    2, 2, 4,    1, 2, 2, 4),
+   _GPLL_SET_CLKS(594000, 1, 198, 8,    2, 2, 4,    1, 2, 2, 4),
-   _GPLL_SET_CLKS(300000, 1, 50, 4,    1, 2, 4,    1, 1, 2, 4),
+   _GPLL_SET_CLKS(300000, 1, 50, 4,    1, 2, 4,    1, 1, 2, 4),
-   _GPLL_SET_CLKS(297000, 2, 198, 8,    1, 2, 4,    1, 1, 2, 4),
+   _GPLL_SET_CLKS(297000, 2, 198, 8,    1, 2, 4,    1, 1, 2, 4),
+   _GPLL_SET_CLKS(297000, 1, 198, 16,    1, 2, 4,    1, 1, 2, 4),
};

@@ -176,7 +176,7 @@ static struct pll_clk_set cpll_clks[] = {
#ifdef CONFIG_PRODUCT_BOX
    _CPLL_SET_CLKS(594000, 1, 198, 8),
#else
-   _CPLL_SET_CLKS(594000, 2, 198, 4),
+   _CPLL_SET_CLKS(594000, 1, 198, 8),
#endif
    _CPLL_SET_CLKS(384000, 2, 128, 4),
};

```

3、确认补丁是否生效，生效的话，io -4 -r 0xff760030 的值应该是 0xffff0007

Check if the patch is effective or not. If yes, the value of 'io -4 -r 0xff760030' should be 0xffff0007.

## 6.8 RK3399 HDMI uboot logo 绿屏问题 RK3399 HDMI uboot logo shows green

uboot 代码如果没有更新，请打上下面的补丁：

If uboot code is not updated, please apply the following patch:



0001-drm-rockc  
hip-rk3399-vop-

## 6.9 插入 HDMI 之后 TP 的坐标变化 TP coordinates change after HDMI is connected

确认是否是 USB TP，因为 USB TP 会默认设置成副屏 TP，可以参考如下修改：

Confirm whether it is USB TP, because USB TP will be set as the secondary screen TP by default.

You can refer to the following modifications:

```

diff --git a/services/inputflinger/InputReader.cpp b/services/inputflinger/InputReader.cpp
index c8dc454..df92bb5 100644
--- a/services/inputflinger/InputReader.cpp
+++ b/services/inputflinger/InputReader.cpp
@@ -3486,7 +3486,7 @@ void TouchInputMapper::configureSurface(nsecs_t when, bool* outResetNeeded) {
    // Get associated display dimensions.
    DisplayViewport newViewport;
    if (mParameters.hasAssociatedDisplay()) {
-       if (!mConfig.getDisplayInfo(mParameters.associatedDisplayIsExternal, &newViewport)) {
+       if (!mConfig.getDisplayInfo(false, &newViewport)) {
            ALOGI(INDENT "Touch device '%s' could not query the properties of its associated "
                "display. The device will be inoperable until the display size "
                "becomes available.",

```

--

## 6.10 分辨率设置不成功 Resolution setting is not successful

1、先参考<5.4 命令行设置分辨率>，确认主副屏属性是否设置对。

Refer to <5.4 Use command line to set resolution >, to check whether the primary and secondary screen properties are set correctly or not.

2、检查白名单文件<resolution\_white.xml>中，是否有定义该分辨率。

Check whether the resolution is defined in the white list file <resolution\_white.xml> or not.

## 6.11 RK3399 HDMI 设置展频 RK3399 HDMI spread spectrum setting

参考如下修改：

Refer to the following modification:

```
diff --git a/drivers/clk/rockchip/clk-rk3399.c b/drivers/clk/rockchip/clk-rk3399.c
index 75810b9..fa9d41f 100644
--- a/drivers/clk/rockchip/clk-rk3399.c
+++ b/drivers/clk/rockchip/clk-rk3399.c
@@ -1760,6 +1760,12 @@ static void __init rk3399_clk_init(struct device_node *np)
     rockchip_register_restart_notifier(ctx, RK3399_GLB_SRST_FST, NULL);

     rockchip_clk_of_add_provider(np, ctx);
+    writel_relaxed(0x00080000, rk3399_cru_base + 0xcc);
+    writel_relaxed(0x00070000, rk3399_cru_base + 0xd0);
+    writel_relaxed(0x00010001, rk3399_cru_base + 0xd4);
+    writel_relaxed(0x1f000100, rk3399_cru_base + 0xd0);
+    writel_relaxed(0x00f00060, rk3399_cru_base + 0xd0);
+    writel_relaxed(0xff00ff00, rk3399_cru_base + 0xd4);
+}
CLK_OF_DECLARE(rk3399_cru, "rockchip,rk3399-cru", rk3399_clk_init);
```

## 6.12 [drm:vop\_isr] ERROR POST\_BUF\_EMPTY irq err

参考《Rockchip\_RK3399\_Developer\_Guide\_Android7.1\_Software\_CN&EN.pdf》的<9.7 DDR 带宽导致屏闪问题>

Refer to <9.7 Flicker issue caused by DDR bandwidth> in

《Rockchip\_RK3399\_Developer\_Guide\_Android7.1\_Software\_CN&EN.pdf》.

## 6.13 Settings 无法设置 HDMI 分辨率 Unable to set HDMI resolution in Settings

1、请确保 4.5 中所要修改的 UI 界面和 4.1 中的主副屏配置是对应的。

Make sure the UI interface to be modified in section 4.5 matches with the configurations of the main/aux screens in section 4.1.

2、如果是 Android 9.0 系统，需要启用 RkOutputManager 服务。3399 代码需更新到以下提交点。

If it is Android9.0, need to enable RkOutputManager services. RK3399 code should be updated to contain the commit:

```
commit 3550c7dd16aea55c67b58e45d42301d94216f665
Author: wh <wanghang@rock-chips.com>
Date:   Wed Apr 3 15:56:06 2019 +0800

    rk3399: mid add hdmi config

Change-Id: I0705b537f9fe110bb06ae6390caaa8886f8d36a6
Signed-off-by: wh <wanghang@rock-chips.com>

wh@ubuntu:~/3399_9.0/device/rockchip/rk3399$
```

9.0 其他平台需打上相应的补丁，补丁为当前工程中执行完 source 和 lunch 相关的命令后，敲下 `get_build_var DEVICE_MANIFEST_FILE`，会打印当前所使用的 manifest 文件，例如输出为：`device/rockchip/common/manifest.xml`，就将下方代码添加到对应的文件中：

For other platforms with android9.0, need to apply the corresponding patch. After executing `get_build_var DEVICE_MANIFEST_FILE` in the source code, it will print currently used manifest.xml file. For example: `device/rockchip/common/manifest.xml`. Add the following code into the corresponding file.

```
<hal format="hidl">
  <name>rockchip.hardware.outputmanager</name>
  <transport>hwbinder</transport>
  <version>1.0</version>
  <interface>
    <name>IRkOutputManager</name>
    <instance>default</instance>
  </interface>
</hal>
```

## 6.14 4K UI 相关问题 4K UI related issues

1、是否一定要 4K UI？如果只是想要 4K 视频或是 4K 图片，那可以不需要配置 4K UI，系统默认的视频播放器和图片浏览器可以支持。

Is it necessary to use 4K UI? If you just want 4K video or 4K images, there is no need to configure 4K UI, as the system's default video player and image browser can support.

2、如何配置 4K UI？请参考 4.3 章，把 FrameBuffer 配置成 4K，然后 HDMI 分辨率确保设置成 4K。

How to configure 4K UI? Please refer to chapter 4.3, set FrameBuffer to 4K and then configure the HDMI resolution to 4K

3、配置成 4K UI 之后出现闪屏，DDR 带宽问题，所以需要参考 6.12 章处理，并把 hwc 关掉 (`PROPERTY_TYPE.hwc.compose_policy=0`)。另外，4K UI 只能支持到 4K25Hz 左右。

Flicker appears after configuring the 4K UI, which is caused by DDR bandwidth, so need to disable

hwc (PROPERTY\_TYPE.hwc.compose\_policy=0) referring to section 6.12. In addition, 4K UI can only support around 4K25Hz.

PROPERTY\_TYPE define in [<2.变量定义 Variable definition>](#)

## 6.15 HDMI 没有 4K 分辨率 HDMI doesn't have 4K resolution

- 1、显示设备不支持 4K。

The display device does not support 4K.

- 2、HDMI 需要绑定到 VOPB，请参考 3.4 章配置。

Need to bind HDMI to VOPB. Configure referring to section 3.4.

## 6.16 RK3566 屏 + HDMI 双显有哪些限制 What restrictions of RK3566 screen + HDMI dual display

- 1、RK3566 HDMI 不支持隔行分辨率。

RK3566 HDMI does not support interlace resolution.

- 2、RK3566 HDMI 过滤掉 60 帧以下的分辨率。

RK3566 HDMI filters out resolutions below 60 fps.

- 3、RK3566 主副屏的方向需要一致，最好比例一致；如果 HDMI 做为副屏，那要求主屏需要是横屏，不然 HDMI 会严重拉伸，如下图所示：

Direction of main and secondary screens of RK3566 should be consistent, it's better to have the same ratio; If HDMI is used as a secondary screen, That requires that the main screen be landscape, Otherwise, HDMI will severely stretch, as shown in the figure below:



Main (1080x1920)



Secondary (1920x1080)