Rockchip SPI Developer Guide

ID: RK-KF-YF-075

Release Version: V2.1.0

Release Date: 2020-02-13

Security Level: Non-confidential

DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS". FUZHOU ROCKCHIP ELECTRONICS CO., LTD. ("ROCKCHIP")DOES NOT PROVIDE ANY WARRANTY OF ANY KIND, EXPRESSED, IMPLIED OR OTHERWISE, WITH RESPECT TO THE ACCURACY, RELIABILITY,

COMPLETENESS,MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY REPRESENTATION, INFORMATION AND CONTENT IN THIS DOCUMENT. THIS DOCUMENT IS FOR REFERENCE ONLY. THIS DOCUMENT MAY BE UPDATED OR CHANGED WITHOUT ANY NOTICE AT ANY TIME DUE TO THE UPGRADES OF THE PRODUCT OR ANY OTHER REASONS.

Trademark Statement

"Rockchip", "瑞芯微", "瑞芯" shall be Rockchip's registered trademarks and owned by Rockchip. All the other trademarks or registered trademarks mentioned in this document shall be owned by their respective owners.

All rights reserved. ©2019. Fuzhou Rockchip Electronics Co., Ltd.

Beyond the scope of fair use, neither any entity nor individual shall extract, copy, or distribute this document in any form in whole or in part without the written approval of Rockchip.

Fuzhou Rockchip Electronics Co., Ltd.

No.18 Building, A District, No.89, software Boulevard Fuzhou, Fujian, PRC

Website: <u>www.rock-chips.com</u>

Customer service Tel: +86-4007-700-590

Customer service Fax: +86-591-83951833

Customer service e-Mail: fae@rock-chips.com

Preface

Overview

This article introduces the Linux SPI driver principle and basic debugging methods.

Product Version

Chipset	Kernel Version
All chips develop in linux4.4	Linux 4.4
All chips develop in linux4.19	Linux 4.19

Intended Audience

This document (this guide) is mainly intended for:

Technical support engineers Software development engineers

Revision History

Version	Author	Date	Change Description
V1.0.0	Huibin Hong	2016-06-29	Initial version
V2.0.0	Dingqiang Lin	2019-12-09	Support Linux 4.19
V2.1.0	Dingqiang Lin	2020-02-13	Adjust SPI slave configuration

Content

Rockchip SPI Developer Guide

- 1 Feature of Rockchip SPI
- 2 Kernel Software
 - 2.1 Code Path
 - 2.2 Kernel Configuration
 - 2.3 DTS Node Configuration
 - 2.3 SPI Device Driver
 - 2.4 User mode SPI device Configuration
 - 2.4.1 Kernel Configuration
 - 2.4.2 DTS Configuration
 - 2.4.3 Kernel Patch
 - 2.4.4 Using Instruction
 - 2.5 Independent SPI slave configuration
 - 2.5.1 Linux 4.4 configuration
 - 2.5.2 Linux 4.19 configuration

Testing

- 3 SPI Testing Driver in Kernel
 - 3.1 Kernel Driver
 - 3.2 DTS Configuraion
 - 3.3 Driver log
 - 3.4 Test Command

4 FAQ

1 Feature of Rockchip SPI

The serial peripheral interface is called SPI, the following are some of the features supported by the Linux 4.4 SPI driver:

- Motorola SPI protocol is used by default
- Supports 8-bit and 16-bit
- Software programmable clock frequency and transfer rate up to 50MHz
- Support 4 transfer mode configurations of SPI
- One or two chips selects per SPI controller

the following are some of the new features supported by the Linux 4.19 SPI driver:

• Support both slave and master mode

2 Kernel Software

2.1 Code Path

2.2 Kernel Configuration

```
Device Drivers --->
[*] SPI support --->
Rockchip SPI controller driver
```

2.3 DTS Node Configuration

```
&spi1 {
                                      //Quote SPI controller node
2
   status = "okay";
   max-freq = <48000000>;
                                     //SPI internal clock
   dma-names = "tx","rx";
                                     //Enable DMA mode, it is not recommended
   if the general communication byte is less than 32 bytes
      spi test@10 {
          compatible ="rockchip,spi_test_bus1_cs0"; //The name corresponding
   to the driver
7
          reg = <0>;
                                     //Chip select 0 or 1
           spi-max-frequency = <24000000>; //This is clock frequency of spi clk
   output, witch does not exceed 50M.
                                   //If configure it, cpha is 1
          spi-cpha;
          spi-cpo;
                                    //If configure it, cpol is 1, the clk pin
   remains high level.
          status = "okay";
                                    //Enable device node
     };
13 };
```

Typically, SPI can work by only configuring the following properties.

Configuration instructions for max-freq and spi-max-frequency:

- spi-max-frequency is the output clock of the SPI, which is output after max-freq was divided, and the relationship between them is max-freq >= 2*spi-max-frequency.
- max-freq should not be lower than 24M, otherwise there may be problems.
- If you need to configure spi-cpha, max-freq <= 6M, 1M <= spi-max-frequency >= 3M.

2.3 SPI Device Driver

Register device driver:

```
static int spi test probe(struct spi device *spi)
 2
 3
           int ret;
 4
           int id = 0;
 5
           if(!spi)
 6
               return -ENOMEM;
 7
           spi->bits per word= 8;
           ret= spi setup(spi);
8
9
           if(ret < 0) {
                dev_err(&spi->dev,"ERR: fail to setup spi\n");
11
               return-1;
           }
13
           return ret;
14
    static int spi_test_remove(struct spi_device *spi)
15
16
           printk("%s\n",__func__);
18
           return 0;
19
    static const struct of_device_id spi_test_dt_match[]= {
20
          {.compatible = "rockchip, spi test bus1 cs0", },
21
            {.compatible = "rockchip, spi_test_bus1_cs1", },
23
            { } ,
24
    };
25
   MODULE DEVICE TABLE (of, spi test dt match);
26 static struct spi_driver spi_test_driver = {
27
           .driver = {
               .name = "spi test",
28
29
                .owner = THIS MODULE,
                .of match table = of match ptr(spi test dt match),
           },
           .probe = spi_test_probe,
           .remove = spi test remove,
34
    };
    static int init spi test init(void)
36
           int ret = 0;
           ret = spi register driver(&spi test driver);
38
39
            return ret;
40
   device_initcall(spi_test_init);
41
    static void exit spi test exit(void)
42
43
           return spi unregister driver(&spi test driver);
45
46 module exit(spi test exit);
```

For SPI read and write operations, please refer to include/linux/spi/spi.h.

```
static inline int
spi_write(struct spi_device *spi,const void *buf, size_t len)
static inline int
spi_read(struct spi_device *spi,void *buf, size_t len)
static inline int
static inline int
spi_write_and_read(structspi_device *spi, const void *tx_buf, void *rx_buf, size_t len)
```

2.4 User mode SPI device Configuration

User mode SPI device means operating the SPI interface in user space directly, which makes it convenient for many SPI peripheral drivers run in user space.

There is no need to change the kernel to facilitate driver development.

2.4.1 Kernel Configuration

```
Device Drivers --->

[*] SPI support --->

[*] User mode SPI device driver support
```

2.4.2 DTS Configuration

```
1
   &spi0 {
2
     status = "okay";
      max-freq = <50000000>;
4
     spi test@00 {
5
          compatible = "rockchip, spidev";
          reg = <0>;
6
7
          spi-max-frequency = <5000000>;
8
       };
9
   };
```

2.4.3 Kernel Patch

Note: The legacy kernels may not have 2.4.1 and 2.4.3 and need to be added manually. If there already have both cores, just add 2.4.2.

2.4.4 Using Instruction

After the driver device is successfully registered, a device like this name will be displayed: /dev/spidev1.1

2.5 Independent SPI slave configuration

The interfaces "spi read" and "spi write" of SPI slave are the same as SPI master.

2.5.1 Linux 4.4 configuration

About kernel patch of the slave, please check if your code contains the following patches, if not, please add the patch:

```
diff --git a/drivers/spi/spi-rockchip.c b/drivers/spi/spi-rockchip.c
    index 060806e..38eecdc 100644
    --- a/drivers/spi/spi-rockchip.c
    +++ b/drivers/spi/spi-rockchip.c
    @@ -519,6 +519,8 @@ static void rockchip_spi_config(struct rockchip_spi *rs)
           cr0 |= ((rs->mode & 0x3) << CR0_SCPH_OFFSET);</pre>
 6
           cr0 |= (rs->tmode << CR0 XFM OFFSET);</pre>
           cr0 |= (rs->type << CR0 FRF OFFSET);</pre>
 9
           if (rs->mode & SPI SLAVE MODE)
                    cr0 |= (CR0_OPM_SLAVE << CR0_OPM OFFSET);</pre>
12
           if (rs->use_dma) {
                   if (rs->tx)
    @@ -734,7 +736,7 @@ static int rockchip spi probe(struct platform device
    *pdev)
15
16
           master->auto_runtime_pm = true;
17
          master->bus num = pdev->id;
          master->mode bits = SPI CPOL | SPI CPHA | SPI LOOP;
19
          master->mode bits = SPI CPOL | SPI CPHA | SPI LOOP | SPI SLAVE MODE;
           master->num chipselect = 2;
           master->dev.of_node = pdev->dev.of_node;
22
           master->bits_per_word_mask = SPI_BPW_MASK(16) | SPI_BPW_MASK(8);
   diff --qit a/drivers/spi/spi.c b/drivers/spi/spi.c
24
   index dee1cb8..4172da1 100644
    --- a/drivers/spi/spi.c
    +++ b/drivers/spi/spi.c
   @@ -1466,6 +1466,8 @@ of register spi device(struct spi master *master,
    struct device node *nc)
                    spi->mode |= SPI 3WIRE;
28
29
           if (of find property(nc, "spi-lsb-first", NULL))
                   spi->mode |= SPI LSB FIRST;
           if (of find property(nc, "spi-slave-mode", NULL))
                    spi->mode |= SPI SLAVE MODE;
34
            /* Device DUAL/QUAD mode */
           if (!of property read u32(nc, "spi-tx-bus-width", &value)) {
   diff --git a/include/linux/spi/spi.h b/include/linux/spi/spi.h
    index cce80e6..ce2cec6 100644
38
    --- a/include/linux/spi/spi.h
    +++ b/include/linux/spi/spi.h
    @@ -153,6 +153,7 @@ struct spi device {
40
    #define
              SPI TX QUAD 0x200
                                                           /* transmit with 4
    wires */
42
    #define
                  SPI RX DUAL 0x400
                                                            /* receive with 2
    wires */
```

```
43
    #define
                                                               /* receive with 4
                     SPI RX QUAD
                                      0x800
    wires */
    +#define
                     SPI SLAVE MODE
                                     0x1000
                                                               /* enable spi slave
    mode */
45
            int
                                      irq;
46
            void
                                      *controller_state;
                                      *controller data;
47
            void
```

DTS configuration:

```
1
        &spi0 {
 2
            max-freq = <48000000>; //spi internal clk, don't modify
 3
            spi test@01 {
 4
                    compatible = "rockchip, spi_test_bus0_cs1";
                    id = <1>;
                     reg = <1>;
                     //"spi-max-frequency = <24000000>; " is no need
                     spi-slave-mode; //if enble slave mode, just modify here
 9
            };
10
        };
```

Note: max-freq must be more than 6 times larger than master clk, such as max-freq = <48000000>; the clock given by master must be less than 8M.

2.5.2 Linux 4.19 configuration

Owning to the developing of Linux 4.19 SPI slave framework, it support SPI slave after adding related code in spi-rockchip.c:

```
1 | of_property_read_bool(pdev->dev.of_node, "spi-slave")
```

DTS configuration:

Note: max-freq must be more than 6 times larger than master clk, such as max-freq = <48000000>; the clock given by master must be less than 8M.

Testing

If SPI working as slave, you must start" slave read" and then start "master write". Otherwise, the slave will not finish reading and the master has finished writing.

If it is slave write, then master read, also needs to start slave write first, because only slave sends clock, slave will work, and master will sent or received data immediately.

Based on the third chapter:

First slave: echo write 0 1 16 > /dev/spi_misc_test

Then master: echo read 0 1 16 > /dev/spi_misc_test

3 SPI Testing Driver in Kernel

3.1 Kernel Driver

drivers/spi/spi-rockchip-test.c You need to add below:

```
1 drivers/spi/Makefile
2 +obj-y += spi-rockchip-test.o
```

3.2 DTS Configuraion

```
&spi0 {
 2
            status = "okay";
            max-freq = <48000000>; //spi internal clk, don't modify
           //dma-names = "tx", "rx"; //enable dma
            pinctrl-names = "default"; //pinctrl according to you board
 5
            pinctrl-0 = <&spi0_clk &spi0_tx &spi0_rx &spi0_cs0 &spi0_cs1>;
 6
 7
            spi test@00 {
                    compatible = "rockchip, spi_test_bus0_cs0";
                   id = <0>;  //This attribute is used to distinguish
    different SPI slave devices in "spi-rockchip-test.c".
                   reg = <0>; //chip select 0:cs0 1:cs1
11
                    spi-max-frequency = <24000000>; //spi output clock
12
           };
13
            spi test@01 {
1.5
                    compatible = "rockchip, spi_test_bus0_cs1";
16
                   id = <1>;
17
                   reg = <1>;
                   spi-max-frequency = <24000000>;
19
                    spi-slave-mode;
            };
21 };
```

3.3 Driver log

```
[ 0.530204] spi_test spi32766.0: fail to get poll_mode, default set 0
[ 0.530774] spi_test spi32766.0: fail to get type, default set 0
[ 0.531342] spi_test spi32766.0: fail to get enable_dma, default set 0
[ 0.531929]
[ vockchip_spi_test_probe:name=spi_test_bus1_cs0,bus_num=32766,cs=0,mode=0,spee d=5000000
[ 0.532711] rockchip_spi_test_probe:poll_mode=0, type=0, enable_dma=0
[ //This is the mark of succesful register.
```

3.4 Test Command

```
1  echo write 0 10 255 > /dev/spi_misc_test
2  echo write 0 10 255 init.rc > /dev/spi_misc_test
3  echo read 0 10 255 > /dev/spi_misc_test
4  echo loop 0 10 255 > /dev/spi_misc_test
5  echo setspeed 0 10000000 > /dev/spi_misc_test
```

The above means:

Echo type id number of loops transfer length > /dev/spi_misc_test

Echo setspeed id frequency (in Hz) > /dev/spi_misc_test

You can modify the test case by yourself if you want.

4 FAQ

- Confirm that the driver is running before debugging
- Ensure that the IOMUX configuration of the SPI 4 pins is correct.
- Confirm that during the TX sending, the TX pin has a normal waveform, CLK has a normal CLOCK signal, and the CS signal is pulled low.
- If the clock frequency is high, considering increasing the drive strength to improve the signal.