

**Datasheet** 

# High-side driver with MultiSense analog feedback for automotive applications





#### **Features**

Max transient supply voltage	V <sub>CC</sub>	40 V
Operating voltage range	V <sub>CC</sub>	4 to 28 V
Typ. on-state resistance (per Ch)	R <sub>ON</sub>	140 mΩ
Current limitation (typ)	I <sub>LIMH</sub>	12 A
Standby current (max)	I <sub>STBY</sub>	0.5 μΑ



- AEC-Q100 qualified
- General
  - Single channel smart high-side driver with MultiSense analog feedback
  - Very low standby current
  - Compatible with 3 V and 5 V CMOS outputs
- · MultiSense diagnostic functions
  - Multiplexed analog feedback of: load current with high precision proportional current mirror, V<sub>CC</sub> supply voltage and T<sub>CHIP</sub> device temperature
  - Overload and short to ground (power limitation) indication
  - Thermal shutdown indication
  - OFF-state open-load detection
  - Output short to V<sub>CC</sub> detection
  - Sense enable/disable
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Configurable latch-off on overtemperature or power limitation with dedicated fault reset pin
  - Loss of ground and loss of V<sub>CC</sub>
  - Reverse battery with external components
  - Electrostatic discharge protection

# **Applications**

- All types of automotive resistive, inductive and capacitive loads
- Specially intended for automotive signal lamps (up to R10W or LED Rear Combinations)
- Protected supply for ADAS systems: radars and sensors

# **Description**

The devices are single channel high-side drivers manufactured using ST proprietary VIPower $^{\rm @}$  M0-7 technology and housed in PowerSSO-16 and SO-8 packages. The

# Product status link VN7140AJ VN7140AS



devices are designed to drive 12 V automotive grounded loads through a 3 V and 5 V CMOS-compatible interface, and to provide protection and diagnostics.

The devices integrate advanced protective functions such as load current limitation, overload active management by power limitation and overtemperature shutdown with configurable latch-off.

A FaultRST pin unlatches the output in case of fault or disables the latch-off functionality.

A dedicated multifunction multiplexed analog output pin delivers sophisticated diagnostic functions including high precision proportional load current sense, supply voltage feedback and chip temperature sense, in addition to the detection of overload and short circuit to ground, short to  $V_{CC}$  and OFF-state open-load.

A sense enable pin allows OFF-state diagnosis to be disabled during the module low-power mode as well as external sense resistor sharing among similar devices.

DS10830 - Rev 4 page 2/53



# 1 Block diagram and pin description




Figure 1. Block diagram


**Table 1. Pin functions** 

Name	Function
V <sub>CC</sub>	Battery connection.
OUTPUT	Power outputs.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL <sub>0,1</sub>	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.

DS10830 - Rev 4 page 3/53



Figure 2. Configuration diagram (top view)



GAPG2601151129CFT

Table 2. Suggested connections for unused and not connected pins

Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X <sup>(1)</sup>	X	X	X
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

1. X: do not care.

DS10830 - Rev 4 page 4/53

GADG2203170950PS



# 2 Electrical specification

Is Vcc Vcc  $V_{\text{Fn}}$  $I_{FR}$ FaultRST OUTPUT<sub>0</sub>, ISEn Vout SEn ISENSE ISEL cs [ SEL<sub>0</sub> VSENSE V<sub>SEn</sub> VSEL INPUT<sub>0,1</sub> VIN IGND

Figure 3. Current and voltage conventions

Note:  $V_F = V_{OUT} - V_{CC}$  during reverse battery condition.

# 2.1 Absolute maximum ratings

Stressing the device above the rating listed in Table 3. Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
$V_{CC}$	DC supply voltage	38	V
-V <sub>CC</sub>	Reverse DC supply voltage	0.3	V
V <sub>CCPK</sub>	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40 V; $R_L$ = 4 $\Omega$ )	40	٧
V <sub>CCJS</sub>	Maximum jump start voltage for single pulse short circuit protection	28	V
-I <sub>GND</sub>	DC reverse ground pin current	200	mA
I <sub>OUT</sub>	OUTPUT DC output current	Internally limited	_
-l <sub>OUT</sub>	Reverse DC output current	3	Α
I <sub>IN</sub>	INPUT DC input current		
I <sub>SEn</sub>	SEn DC input current	1 to 10	^
I <sub>SEL</sub>	SEL <sub>0,1</sub> DC input current	-1 to 10	mA
I <sub>FR</sub>	FaultRST DC input current		
$V_{FR}$	FaultRST DC input voltage	7.5	V
	MultiSense pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0 V$ )	10	^
ISENSE	MultiSense pin DC output current in reverse (V <sub>CC</sub> < 0 V)	-20	mA
E <sub>MAX</sub>	Maximum switching energy (single pulse) (T <sub>DEMAG</sub> = 0.4 ms; T <sub>jstart</sub> = 150 °C)	10	mJ

DS10830 - Rev 4 page 5/53



Symbol	Parameter	Value	Unit
	Electrostatic discharge (JEDEC 22A-114F)		
V <sub>ESD</sub>	INPUT	4000	
	MultiSense	2000	1,,
	SEn, SEL <sub>0,1</sub> , FaultRST		V
	OUTPUT	4000	
	V <sub>CC</sub>		
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	00
T <sub>stg</sub>	Storage temperature	-55 to 150	°C

# 2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Тур.	Unit	
Symbol	Farameter	SO-8	PowerSSO-16	Oilit
R <sub>thj-board</sub>	Thermal resistance junction-board (JEDEC JESD 51-8) (1)	31	7.9	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-2) <sup>(2)</sup>	71	61	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-2)	48.5	26.5	

<sup>1.</sup> Device mounted on four-layers 2s2p PCB

# 2.3 Main electrical characteristics

7 V <  $V_{CC}$  < 28 V; -40°C <  $T_j$  < 150°C, unless otherwise specified.

All typical values refer to  $V_{CC}$  = 13 V;  $T_j$  = 25°C, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating supply voltage		4	13	28	V
V <sub>USD</sub>	Undervoltage shutdown				4	V
V <sub>USDReset</sub>	Undervoltage shutdown reset				5	V
V <sub>USDhyst</sub>	Undervoltage shutdown hysteresis			0.3		V
	On-state resistance	I <sub>OUT</sub> = 1 A; T <sub>j</sub> = 25°C		140		
R <sub>ON</sub>		I <sub>OUT</sub> = 1 A; T <sub>j</sub> = 150°C			280	mΩ
		I <sub>OUT</sub> = 1 A; V <sub>CC</sub> = 4 V; T <sub>j</sub> = 25°C			210	
V .	Clamp voltage	I <sub>S</sub> = 20 mA; 25°C < T <sub>j</sub> < 150°C	41	46	52	V
V <sub>clamp</sub>		$I_S = 20 \text{ mA}; T_j = -40^{\circ}\text{C}$	38			V

DS10830 - Rev 4 page 6/53

<sup>2.</sup> Device mounted on two-layers 2s0p PCB with 2 cm<sup>2</sup> heatsink copper trace



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V};$ $T_j = 25^{\circ}\text{C}$			0.5	
I <sub>STBY</sub>	Supply current in standby at V <sub>CC</sub> = 13 V <sup>(1)</sup>	$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V};$ $T_j = 85^{\circ}\text{C}$ (2)			0.5	μА
		$V_{CC} = 13 \text{ V};$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V};$ $V_{SEL0,1} = 0 \text{ V};$ $T_j = 125^{\circ}\text{C}$			3	
t <sub>D_STBY</sub>	Standby mode blanking time	V <sub>CC</sub> = 13 V; V <sub>IN</sub> = V <sub>OUT</sub> = V <sub>FR</sub> = V <sub>SEL0,1</sub> = 0 V; V <sub>SEn</sub> = 5 V to 5 V	60	300	550	μs
I <sub>S(ON)</sub>	Supply current	$V_{CC} = 13 \text{ V; } V_{SEn} = 0 \text{ V;}$ $V_{SEL0,1} = V_{FR} = 0 \text{ V; } V_{IN} = 5 \text{ V;}$ $I_{OUT} = 0 \text{ A}$		3	5	mA
I <sub>GND(ON)</sub>	Control stage current consumption in ON-state. All channels active.	V <sub>CC</sub> = 13 V; V <sub>SEn</sub> = 5 V; V <sub>FR</sub> = V <sub>SEL0,1</sub> = 0 V; V <sub>IN</sub> = 5 V; I <sub>OUT</sub> = 1 A			6	mA
li . m	Off-state output current at V <sub>CC</sub> = 13 V	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25^{\circ}\text{C}$	0	0.01	0.5	
I <sub>L(off)</sub>		$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 125^{\circ}\text{C}$	0		3	μA
V <sub>F</sub>	Output - V <sub>CC</sub> diode voltage	I <sub>OUT</sub> = -1 A; T <sub>j</sub> = 150°C			0.7	V

<sup>1.</sup> PowerMOS leakage included.

Table 6. Switching

	$V_{CC}$ = 13 V; -40°C < $T_j$ < 150°C, unless otherwise specified							
Symbol Parameter '		Test conditions	Min.	Тур.	Max.	Unit		
t <sub>d(on)</sub> (1)	Turn-on delay time at T <sub>j</sub> = 25 °C	P. = 13 O	10	70	120	III.		
t <sub>d(off)</sub> (1)	Turn-off delay time at $T_j$ = 25 °C	R <sub>L</sub> = 13 Ω		40	100	μs		
(dV <sub>OUT</sub> /dt) <sub>on</sub> (1)	Turn-on voltage slope at T <sub>j</sub> = 25 °C	R <sub>I</sub> = 13 Ω	0.1	0.27	0.7	V/us		
(dV <sub>OUT</sub> /dt) <sub>off</sub> (1)	Turn-off voltage slope at $T_j = 25$ °C	T(_ 10 \( \frac{1}{2} \)	0.1	0.35	0.7	ν/μ3		
W <sub>ON</sub>	Switching energy losses at turn-on (t <sub>won</sub> )	R <sub>L</sub> = 13 Ω	_	0.15	0.18 (2)	mJ		
W <sub>OFF</sub>	Switching energy losses at turn-off (twoff)	R <sub>L</sub> = 13 Ω	_	0.1	0.18(2)	mJ		
t <sub>SKEW</sub> (1)	Differential Pulse skew (t <sub>PHL</sub> - t <sub>PLH</sub> )	R <sub>L</sub> = 13 Ω	-100	-50	0	μs		

<sup>1.</sup> See Figure 6. Switching time and Pulse skew.

Table 7. Logic inputs

	7 V < V <sub>CC</sub> < 28 V; -40°C < T <sub>j</sub> < 150°C						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
	INPUT characteristics						

DS10830 - Rev 4 page 7/53

<sup>2.</sup> Parameter specified by design; not subjected to production test.

<sup>2.</sup> Parameter guaranteed by design and characterization; not subjected to production test.



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
		Test conditions	101111.	ıyp.		
V <sub>IL</sub>	Input low level voltage				0.9	V
I <sub>IL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>IH</sub>	Input high level voltage		2.1			V
I <sub>IH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.2			V
$V_{ICL}$	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
IOL	put siap roitago	I <sub>IN</sub> = -1 mA		-0.7		
	Fa	ultRST characteristics (VN7140A	J only)			
$V_{FRL}$	Input low level voltage				0.9	V
$I_{FRL}$	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
$V_{FRH}$	Input high level voltage		2.1			V
I <sub>FRH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>FR(hyst)</sub>	Input hysteresis voltage		0.2			V
.,		I <sub>IN</sub> = 1 mA	5.3		7.5	V
V <sub>FRCL</sub> Inpu	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		
	SEL <sub>0,1</sub> cha	racteristics (7 V < V <sub>CC</sub> < 18 V) (V	N7140AJ only)			
V <sub>SELL</sub>	Input low level voltage				0.9	V
I <sub>SELL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>SELH</sub>	Input high level voltage		2.1			V
I <sub>SELH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>SEL(hyst)</sub>	Input hysteresis voltage		0.2			V
022(1.1907)	, , ,	I <sub>IN</sub> = 1 mA	5.3		7.2	
$V_{SELCL}$	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
	9	BEn characteristics (7 V < V <sub>CC</sub> < 1	  8 V)	J		
V <sub>SEnL</sub>	Input low level voltage		,		0.9	V
I <sub>SEnL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1		0.0	μA
	Input high level voltage	V	2.1			V
V <sub>SEnH</sub>		V <sub>IN</sub> = 2.1 V	2.1		10	
I <sub>SEnH</sub>	High level input current	v IN - 2.1 v			10	μA
V <sub>SEn(hyst)</sub>	Input hysteresis voltage		0.2			V
$V_{SEnCL}$		$I_{IN} = 1 \text{ mA}$	5.3		7.2	

DS10830 - Rev 4 page 8/53



**Table 8. Protections** 

	7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
	DO also at aircraft arrows t	V <sub>CC</sub> = 13 V	8	12	1.0			
I <sub>LIMH</sub>	DC short circuit current	4 V < V <sub>CC</sub> < 18 V <sup>(1)</sup>			16	Α		
Lun	Short circuit current	V <sub>CC</sub> = 13 V;		4				
I <sub>LIML</sub>	during thermal cycling	$T_R < T_j < T_{TSD}$		4				
T <sub>TSD</sub>	Shutdown temperature		150	175	200			
T <sub>R</sub>	Reset temperature <sup>(1)</sup>		T <sub>RS</sub> + 1	T <sub>RS</sub> + 7				
T <sub>RS</sub>	Thermal reset of fault diagnostic indication	V <sub>FR</sub> = 0 V; V <sub>SEn</sub> = 5 V	135			°C		
T <sub>HYST</sub>	Thermal hysteresis( $T_{TSD}$ - $T_R$ ) <sup>(1)</sup>			7				
$\Delta T_{J\_SD}$	Dynamic temperature	$T_j = -40^{\circ}C; V_{CC} = 13 \text{ V}$		60		K		
t <sub>LATCH_RST</sub>	Fault reset time for output unlatch (only for VN7140AJ)	V <sub>FR</sub> = 5 V to 0 V; V <sub>SEn</sub> = 5 V; V <sub>IN</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	3	10	20	μs		
		I <sub>OUT</sub> = 1 A; L = 6 mH; T <sub>j</sub> = -40°C	V <sub>CC</sub> - 38			V		
$V_{DEMAG}$	Turn-off output voltage clamp	I <sub>OUT</sub> = 1 A; L = 6 mH; T <sub>j</sub> = 25°C to 150°C	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	V		
V <sub>ON</sub>	Output voltage drop limitation	I <sub>OUT</sub> = 0.07 A		20		mV		

<sup>1.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

Table 9. MultiSense

7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
V	MultiSanaa alama valtaga	V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = 1 mA	-17		-12	V		
V <sub>SENSE_CL</sub>	MultiSense clamp voltage	V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = -1 mA		7		V		
	Curre	entSense characteristics						
K <sub>OL</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.01 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	295					
$dK_{cal}/K_{cal}$ (1) (2)	Current sense ratio drift at calibration point	I <sub>OUT</sub> = 0.01 A to 0.025 A; I <sub>cal</sub> = 17.5 mA; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-30		30	%		
K <sub>LED</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.025 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	330	580	820			
dK <sub>LED</sub> /K <sub>LED</sub> (1) (2)	Current sense ratio drift	I <sub>OUT</sub> = 0.025 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-25		25	%		
Κ <sub>0</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.07 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	375	550	720			
dK <sub>0</sub> /K <sub>0</sub> (1) (2)	Current sense ratio drift	I <sub>OUT</sub> = 0.07 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-20		20	%		
K <sub>1</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	360	500	670			

DS10830 - Rev 4 page 9/53



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Un
dK <sub>1</sub> /K <sub>1</sub> <sup>(1) (2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.15 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-15	Typ.	15	%
K <sub>2</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 0.7 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	380	475	570	
dK <sub>2</sub> /K <sub>2</sub> (1) (2)	Current sense ratio drift	I <sub>OUT</sub> = 0.7 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-10		10	9/
K <sub>3</sub>	I <sub>OUT</sub> /I <sub>SENSE</sub>	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	430	470	520	
dK <sub>3</sub> /K <sub>3</sub> (1) (2)	Current sense ratio drift	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	-5		5	9
		MultiSense disabled: V <sub>SEn</sub> = 0 V	0		0.5	
		MultiSense disabled: -1 V < V <sub>SENSE</sub> < 5 V <sup>(1)</sup>	-0.5		0.5	
I <sub>SENSE0</sub>	MultiSense leakage current	MultiSense enabled: $V_{SEn}$ = 5 V; Channel ON; $I_{OUT}$ = 0 A; Diagnostic selected; $V_{IN}$ = 5 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 0 V; $I_{OUT}$ = 0 A	0		2	μ
		MultiSense enabled: V <sub>SEn</sub> = 5 V; Channel OFF; Diagnostic selected: V <sub>IN</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	0		2	
Vout_msd (1)	Output voltage for MultiSense shutdown	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 0 V; $R_{SENSE}$ = 2.7 k $\Omega$ ; $R_{OUT}$ = 1 A		5		,
V <sub>SENSE_SAT</sub>	Multisense saturation voltage	$V_{CC}$ = 7 V; $R_{SENSE}$ = 2.7 k $\Omega$ ; $V_{SEn}$ = 5 V; $V_{IN}$ = 5 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 0 V; $I_{OUT}$ = 2 A; $I_{J}$ = 150°C	5			,
SENSE_SAT (1)	CS saturation current	$V_{CC} = 7 \text{ V; } V_{SENSE} = 4 \text{ V; } V_{IN} = 5 \text{ V; } V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V; } V_{j} = 150 ^{\circ}\text{C}$	4			m
I <sub>OUT_SAT</sub> (1)	Output saturation current	$V_{CC} = 7 \text{ V}; V_{SENSE} = 4 \text{ V}; V_{IN} = 5 \text{ V};$ $V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 0 \text{ V};$ $T_j = 150 ^{\circ}\text{C}$	2.2			,
	0	FF-state diagnostic				
V <sub>OL</sub>	OFF-state open-load voltage detection threshold	V <sub>IN</sub> = 0 V; V <sub>SEn</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	2	3	4	,
I <sub>L(off2)</sub>	OFF-state output sink current	$V_{IN} = 0 \text{ V}; V_{OUT} = V_{OL}; T_j = -40 \text{ °C to}$ 150 °C	-100		-15	μ
t <sub>DSTKON</sub>	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 9. T <sub>DSTKON</sub> )	$V_{IN} = 5 \text{ V to 0 V; } V_{SEn} = 5 \text{ V;}$ $V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V; } I_{OUT} = 0 \text{ A;}$ $V_{OUT} = 4 \text{ V}$	100	350	700	μ
t <sub>D_OL_V</sub>	Settling time for valid OFF- state open load diagnostic indication from rising edge of SEn	V <sub>IN</sub> = 0 V; V <sub>FR</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; V <sub>OUT</sub> = 4 V; V <sub>SEn</sub> = 0 V to 5 V			60	Ļ
t <sub>D_VOL</sub>	OFF-state diagnostic delay time from rising edge of V <sub>OUT</sub>	V <sub>IN</sub> = 0 V; V <sub>SEn</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; V <sub>OUT</sub> = 0 V to 4 V		5	30	μ

DS10830 - Rev 4 page 10/53



7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni	
		$V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; V_{SEL1} = 5 \text{ V}; V_{IN} = 0 \text{ V}; R_{SENSE} = 1 \text{ k}\Omega; T_j = -40^{\circ}\text{C}$	2.325	2.41	2.495	V	
V <sub>SENSE_TC</sub>		$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_j = 25^{\circ}\text{C}$	1.985	2.07	2.155	V	
		$V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V; } V_{IN} = 0 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; T_j = 125^{\circ}\text{C}$	1.435	1.52	1.605	V	
dV <sub>SENSE_TC</sub> /dT <sup>(1)</sup>	Temperature coefficient	$T_j = -40^{\circ}\text{C to } 150^{\circ}\text{C}$		-5.5		mV/	
Tra	nsfer function	$V_{SENSE\_TC}(T) = V_{SENSE\_TC}(T_0) + dV_S$	ENSE_TC	/ dT * (	T - T <sub>0</sub> )		
	V <sub>CC</sub> supply voltage	analog feedback (VN7140AJ only)					
V <sub>SENSE_VCC</sub>	MultiSense output voltage proportional to V <sub>CC</sub> supply voltage	$V_{CC}$ = 13 V; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 5 V; $V_{IN}$ = 0 V; $V_{SENSE}$ = 1 k $\Omega$	3.16	3.23	3.3	V	
Tran	sfer function (3)	V <sub>SENSE_VCC</sub> = V <sub>CC</sub> / 4					
	Fault diagnostic fe	edback (see Table 10. Truth table)					
$V_{SENSEH}$	MultiSense output voltage in fault condition	$\begin{split} &V_{CC} = 13 \text{ V; } V_{IN} = 0 \text{ V; } V_{SEn} = 5 \text{ V;} \\ &V_{SEL0} = 0 \text{ V; } V_{SEL1} = 0 \text{ V; } I_{OUT} = 0 \text{ A;} \\ &V_{OUT} = 4 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega; \end{split}$	5		6.6	V	
I <sub>SENSEH</sub>	MultiSense output current in fault condition	V <sub>CC</sub> = 13 V; V <sub>SENSE</sub> = 5 V	7	20	30	m/	
MultiSens	se timings (current sense mode -	see Figure 7. MultiSense timings (currer	nt sense	mode))	(4)		
t <sub>DSENSE1H</sub>	Current sense settling time from rising edge of SEn	$V_{IN}$ = 5 V; $V_{SEn}$ = 0 V to 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_{L}$ = 13 $\Omega$			60	μs	
t <sub>DSENSE1L</sub>	Current sense disable delay time from falling edge of SEn	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V to 0 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_{L}$ = 13 $\Omega$		5	20	μs	
t <sub>DSENSE2H</sub>	Current sense settling time from rising edge of INPUT	$V_{IN}$ = 0 V to 5 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_{L}$ = 13 $\Omega$		100	250	μs	
$\Delta t_{ extsf{DSENSE2H}}$	Current sense settling time from rising edge of I <sub>OUT</sub> (dynamic response to a step change of I <sub>OUT</sub> )	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $I_{SENSE}$ = 90 % of $I_{SENSEMAX}$ ; $R_L$ = 13 $\Omega$			100	μs	
t <sub>DSENSE2L</sub>	Current sense turn-off delay time from falling edge of INPUT	$V_{IN}$ = 5 V to 0 V; $V_{SEn}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$ ; $R_L$ = 13 $\Omega$		50	250	μs	
MultiSense timings (cl		e Figure 8. Multisense timings (chip temp N7140AJ only) ) (4)	perature	and V <sub>C</sub>	c sense	mode	
t <sub>DSENSE3H</sub>	V <sub>SENSE_TC</sub> settling time from rising edge of SEn	$V_{SEn}$ = 0 V to 5 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			60	μs	
t <sub>DSENSE3L</sub>	V <sub>SENSE_TC</sub> disable delay time from falling edge of SEn	$V_{SEn} = 5 \text{ V to 0 V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			20	μs	
MultiSense timings		Figure 8. Multisense timings (chip temper /N7140AJ only)) <sup>(4)</sup>	rature ar	nd V <sub>CC</sub>	sense mo	ode)	
t <sub>DSENSE4H</sub>	V <sub>SENSE_VCC</sub> settling time from rising edge of SEn	$V_{SEn}$ = 0 V to 5 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			60	με	
t <sub>DSENSE4L</sub>	V <sub>SENSE_VCC</sub> disable delay time from falling edge of SEn	$V_{SEn}$ = 5 V to 0 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			20	μs	


DS10830 - Rev 4 page 11/53



	7 V < V <sub>CC</sub> < 18 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
	MultiSense timings (Mult	iplexer transition times) (VN7140AJ only)	(4)						
t <sub>D_CStoTC</sub>	MultiSense transition delay from current sense to T <sub>C</sub> sense	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 0 V; $V_{SEL1}$ = 0 V to 5 V; $I_{OUT}$ = 0.5 A; $R_{SENSE}$ = 1 k $\Omega$			60	μs			
t <sub>D_</sub> TCtoCS	MultiSense transition delay from T <sub>C</sub> sense to current sense	$V_{IN} = 5 \text{ V; } V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V; } V_{SEL1} = 5 \text{ V to } 0 \text{ V; } I_{OUT} = 0.5 \text{ A; } R_{SENSE} = 1 \text{ k}\Omega$			20	μs			
t <sub>D_</sub> cstoVcc	MultiSense transition delay from current sense to V <sub>CC</sub> sense	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 0 V to 5 V; $I_{OUT}$ = 0.5 A; $R_{SENSE}$ = 1 k $\Omega$			60	μs			
t <sub>D_</sub> vcctocs	MultiSense transition delay from V <sub>CC</sub> sense to current sense	$V_{IN}$ = 5 V; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 5 V; $V_{SEL1}$ = 5 V to 0 V; $I_{OUT}$ = 0.5 A; $R_{SENSE}$ = 1 k $\Omega$			20	μs			
t <sub>D_TCto</sub> vcc	MultiSense transition delay from T <sub>C</sub> sense to V <sub>CC</sub> sense	$V_{CC}$ = 13 V; $T_j$ = 125°C; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 0 V to 5 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			20	μs			
t <sub>D_</sub> vcctotc	MultiSense transition delay from V <sub>CC</sub> sense to T <sub>C</sub> sense	$V_{CC}$ = 13 V; $T_j$ = 125°C; $V_{SEn}$ = 5 V; $V_{SEL0}$ = 5 V to 0 V; $V_{SEL1}$ = 5 V; $R_{SENSE}$ = 1 k $\Omega$			20	μs			

- 1. Parameter specified by design; not subjected to production test.
- 2. All values refer to  $V_{CC}$  = 13 V;  $T_j$  = 25°C, unless otherwise specified.
- 3.  $V_{CC}$  sensing and  $T_C$  are referred to GND potential.
- 4. Transition delays are measured up to +/- 10% of final conditions.

Figure 4. I<sub>OUT</sub>/I<sub>SENSE</sub> versus I<sub>OUT</sub>



DS10830 - Rev 4 page 12/53





Figure 5. Current sense accuracy versus I<sub>OUT</sub>

Figure 6. Switching time and Pulse skew



DS10830 - Rev 4 page 13/53







Figure 7. MultiSense timings (current sense mode)

Figure 8. Multisense timings (chip temperature and V<sub>CC</sub> sense mode) (VN7140AJ only)




GAPGCFT00319

DS10830 - Rev 4 page 14/53



Figure 9. T<sub>DSTKON</sub>



GAPG2609141140CFT

Table 10. Truth table

Mode	Conditions	IN <sub>X</sub>	FR (1)	SEn	SEL <sub>X</sub> (1)	OUT <sub>X</sub>	MultiSense	Comments		
Standby	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption		
		L	Х			L	See (2)			
Normal	Normal T <sub>j</sub> < 150 °C		L	L See (2)		Н	See (2)	Outputs configured for auto-restart		
			Н		Н	See (2)	Outputs configured for latch-off <sup>(1)</sup>			
	Overload or short to GND	L	Х	See (2)				L	See (2)	
Overload	causing: T <sub>j</sub> > T <sub>TSD</sub> or	Н	L			Н	See (2)	Output cycles with temperature hysteresis		
	$\Delta T_j > \Delta T_{j\_SD}$	Н	Н			L	See (2)	Output latches-off <sup>(1)</sup>		
Undervoltage	V <sub>CC</sub> < V <sub>USD</sub> (falling)	Х	х	Х	X	L	Hi-Z Hi-Z	Re-start when V <sub>CC</sub> > V <sub>USD</sub> +		
						_		V <sub>USDhyst</sub> (rising)		
OFF-state	Short to V <sub>CC</sub>	L	Х		See (2)		See (2)			
diagnostics	Open-load	L	Х	366 (E)		Н	See (2)	External pull-up		
Negative output voltage	Inductive loads turn-off	L	Х	S	ee <sup>(2)</sup>	< 0 V	See (2)			

- 1. VN7140AJ only
- 2. Refer to Table 11. MultiSense multiplexer addressing

Table 11. MultiSense multiplexer addressing

SEn.	SEI.	SEL <sub>0</sub>	MUX channel	MultiSense output				
SEII	JEL1	SLL <sub>0</sub>	MOX Chamilei	Normal mode	Overload	OFF-state diag. (1)	Negative output	
	SO-8							

DS10830 - Rev 4 page 15/53




SEn	SEL.	SEL <sub>0</sub>	MUX channel		MultiSense	output	
SEII	JEL1	JEL0	WOX Chamilei	Normal mode	Overload	OFF-state diag. (1)	Negative output
L	N.A.	N.A.	N.A.	Hi-Z			
Н	N.A.	N.A.	Channel diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
				PowerS	SO-16		
Н	L	L	Channel diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
Н	L	Н	Channel diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z
Н	Н	L	T <sub>CHIP</sub> Sense	V <sub>SENSE</sub> = V <sub>SENSE_TC</sub>			
Н	Н	Н	V <sub>CC</sub> Sense	V <sub>SENSE</sub> = V <sub>SENSE_VCC</sub>			

In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN = 0; OUT = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0. Example 2: FR = 1; IN = 0; OUT = latched, V<sub>OUT</sub> > V<sub>OL</sub>; MUX channel = channel 0 diagnostic; Mutisense = V<sub>SENSEH</sub>

## 2.4 Waveforms

Figure 10. Latch functionality - behavior in hard short circuit condition ( $T_{AMB} \ll T_{TSD}$ )



GADG1703171451PS

DS10830 - Rev 4 page 16/53







Figure 11. Latch functionality - behavior in hard short circuit condition

Figure 12. Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)



DS10830 - Rev 4 page 17/53







Figure 13. Standby mode activation


Figure 14. Standby state diagram





DS10830 - Rev 4 page 18/53




# 2.5 Electrical characteristics curves









DS10830 - Rev 4 page 19/53










Figure 20. High level logic input current liH, IFRH, ISELH, ISEnH [  $\mu A$ ] 3.5 3 2.5 1.5 0.5 -50 25 50 75 100 125 150 T [°C] GAPGCFT01226









DS10830 - Rev 4 page 20/53










Figure 26. On-state resistance vs. V<sub>CC</sub> Ron [mOhm] T = 150 °C T = 125 °C\_ T = 25 °C T = -40 °C Vcc [V] GAPGCFT01232











DS10830 - Rev 4 page 21/53






VOL [V]

4
3.5
2.5
2
1.5
1
0.5
0
-50 -25 0 25 50 75 100 125 150 175
T [°C]
GAPGCFT01238





DS10830 - Rev 4 page 22/53



# 3 Protections

#### 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of  $\Delta T_{j\_SD}$ . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermomechanical fatigue.

#### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically  $175^{\circ}$ C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to  $T_R$  (FaultRST = Low) or remains off (FaultRST = High).

#### 3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I<sub>LIMH</sub>, by operating the output power MOSFET in the active region.

## 3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V<sub>DEMAG</sub>, allowing the inductor energy to be dissipated without damaging the device.

DS10830 - Rev 4 page 23/53

GAPGCFT00809



# 4 Application information




Figure 35. Application diagram

# 4.1 GND protection network against reverse battery

5V Vcc Rprot INPUT **Rprot** SEn MCU ☆ Dld Rprot FaultRS1 OUTPUT Rprot Multisense GND Rsense  $\mathsf{R}_{\mathsf{GND}}$  $\mathsf{D}_{\mathsf{GND}}$ 

Figure 36. Simplified internal structure

DS10830 - Rev 4 page 24/53



#### 4.1.1 Diode (DGND) in the ground line

A resistor (typ.  $R_{GND} = 4.7 \text{ k}\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (≈600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

# 4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the  $V_{CC}$  pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in Table 12. ISO 7637-2 - electrical transient conduction along supply line.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through  $V_{\rm CC}$  and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Status II functional Minimum number performance status Minimum number of pulses or test repetition time			Pulse duration and pulse generator internal	
	Level	U <sub>S</sub> <sup>(1)</sup>	time	min	max	impedance	
1	III	-112 V	500 pulses	0.5 s		2 ms, 10 Ω	
2a	III	+55 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a	IV	-220 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	IV	+150 V	1h	90 ms	100 ms	0.1 μs, 50 Ω	
4 (2)	IV	-7 V	1 pulse			100 ms, 0.01 Ω	
	Load dump according to ISO 16750-2:2010						
Test B (3)		40 V	5 pulse	1 min		400 ms, 2 Ω	

Table 12. ISO 7637-2 - electrical transient conduction along supply line

# 4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line both to prevent the microcontroller I/O pins from latching-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

#### **Equation**

 $V_{CCpeak}/I_{latchup}$  ≤  $R_{prot}$  ≤  $(V_{OHμC} - V_{IH} - V_{GND}) / I_{IHmax}$  Calculation example: For  $V_{CCpeak}$  = -150 V;  $I_{latchup}$  ≥ 20 mA;  $V_{OHμC}$  ≥ 4.5 V 7.5  $k\Omega$  ≤  $R_{prot}$  ≤ 140  $k\Omega$ .

DS10830 - Rev 4 page 25/53

<sup>1.</sup>  $U_S$  is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

<sup>2.</sup> Test pulse from ISO 7637-2:2004(E).

<sup>3.</sup> With 40 V external suppressor referred to ground (-40°C <  $T_i$  < 150 °C).



Recommended values:  $R_{prot} = 15 \text{ k}\Omega$ 

# 4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- · Current monitor: current mirror of channel output current
- V<sub>CC</sub> monitor: voltage propotional to V<sub>CC</sub>
- T<sub>CASE</sub>: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer addressing Table*.





Figure 37. MultiSense and diagnostic - block diagram

DS10830 - Rev 4 page 26/53



#### 4.4.1 Principle of Multisense signal generation

Figure 38. MultiSense block diagram



#### **Current monitor**

When current mode is selected in the MultiSense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage V<sub>SENSEH</sub>

The current delivered by the current sense circuit,  $I_{SENSE}$ , can be easily converted to a voltage  $V_{SENSE}$  by using an external sense resistor,  $R_{SENSE}$ , allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), V<sub>SENSE</sub> calculation can be done using simple equations

Current provided by MultiSense output: I<sub>SENSE</sub> = I<sub>OUT</sub>/K

Voltage on R<sub>SENSE</sub>: V<sub>SENSE</sub> = R<sub>SENSE</sub> · I<sub>SENSE</sub> = R<sub>SENSE</sub> · I<sub>OUT</sub>/K

#### Where:

- V<sub>SENSE</sub> is voltage measurable on R<sub>SENSE</sub> resistor
- I<sub>SENSE</sub> is current provided from MultiSense pin in current output mode
- I<sub>OUT</sub> is current flowing through output

DS10830 - Rev 4 page 27/53

GAPGCFT00635



K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric
factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying
ratio between I<sub>OUT</sub> and I<sub>SENSE</sub>.

# Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source,  $V_{SENSEH}$ .

In any case, the current sourced by the MultiSense in this condition is limited to I<sub>SENSEH</sub>.

The typical behavior in case of overload or hard short circuit is shown in Waveforms section.

Rpull-up GND GND Microcontroller 15k INPUT Logic OUT SEL OUTPUT OUTPUT OUT Multisense 15k GND ADC in 15k Rsense 10nF/100V 15k CEXT GND GND GND GND GND

Figure 39. Analogue HSD - open-load detection in off-state

DS10830 - Rev 4 page 28/53






Figure 40. Open-load / short to V<sub>CC</sub> condition

Table 13. MultiSense pin levels in off-state

Condition	Output	MultiSense	SEn
	V <sub>OUT</sub> > V <sub>OL</sub>	Hi-Z	L
Open-load	AOUI > AOF	V <sub>SENSEH</sub>	Н
Open-load	V <sub>OUT</sub> < V <sub>OL</sub>	Hi-Z	L
	VOUI VOL	0	Н
Short to V <sub>CC</sub>	V <sub>OUT</sub> > V <sub>OL</sub>	Hi-Z	L
Short to ACC	VOUL VOL	$V_{SENSEH}$	Н
Nominal	V <sub>OUT</sub> < V <sub>OL</sub>	Hi-Z	L
Northinal	VOUT VOL	0	Н

#### 4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because a voltage shift is generated between the device GND and the microcontroller input GND reference.

Figure 41. GND voltage shift shows the link between  $V_{\text{MEASURED}}$  and the real  $V_{\text{SENSE}}$  signal.

DS10830 - Rev 4 page 29/53



Multisense voltage mode

- Vsenseh
- Vcc monitor
- Tcase monitor

To uc ADC

Remor

Re

Figure 41. GND voltage shift

GAPGCFT01136

#### V<sub>CC</sub> monitor

Battery monitoring channel provides  $V_{SENSE} = V_{CC} / 4$ .

#### Case temperature monitor

Case temperature monitor is capable of providing information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output  $V_{SENSE}$  level:

 $V_{SENSE\_TC}(T) = V_{SENSE\_TC}(T_0) + dV_{SENSE\_TC} / dT * (T - T_0)$ where  $dV_{SENSE\_TC} / dT \sim typically -5.5 mV/K (for temperature range (-40 °C to 150 °C)).$ 

## 4.4.3 Short to VCC and OFF-state open-load detection

#### Short to V<sub>CC</sub>

A short circuit between  $V_{CC}$  and output is indicated by the relevant current sense pin set to  $V_{SENSEH}$  during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

#### OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable that  $V_{PU}$  is switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 $R_{PU}$  must be selected in order to ensure  $V_{OUT} > V_{OLmax}$  in accordance with the following equation:

#### **Equation**

$$R_{p_U} < \frac{V_{p_U} - 4}{I_{L(\text{off2})\text{min } \textit{@} 4V}}$$


DS10830 - Rev 4 page 30/53



5

# Maximum demagnetization energy (VCC = 16 V)

Figure 43. Maximum turn off current versus inductance



Note: Values are generated with  $R_L = 0 \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

DS10830 - Rev 4 page 31/53



# 6 Package and PCB thermal data

# 6.1 PowerSSO-16 thermal data

Figure 44. PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 45. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14. PCB properties

Dimension	Value		
Board finish thickness	1.6 mm +/- 10%		
Board dimension	77 mm x 86 mm		
Board Material	FR4		
Copper thickness (top and bottom layers)	0.070 mm		
Copper thickness (inner layers)	0.035 mm		
Thermal vias separation	1.2 mm		
Thermal via diameter	0.3 mm +/- 0.08 mm		
Copper thickness on vias	0.025 mm		
Footprint dimension (top layer)	2.2 mm x 3.9 mm		
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>		

DS10830 - Rev 4 page 32/53



Figure 46. PowerSSO-16 R<sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)





Figure 47. PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)




Equation: pulse calculation formula

 $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} \ (1 - \delta)$  where  $\delta = t_P/T$ 

DS10830 - Rev 4 page 33/53



Figure 48. Thermal fitting model of a double-channel HSD in PowerSSO-16



TAPG2001151031CFT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Table 15. Thermal parameters** 

Area/island (cm²)	Footprint	2	8	4L
R1 (°C/W)	3.2			
R2 (°C/W)	4.4			
R3 (°C/W)	8	8	8	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 (W.s/°C)	0.00012			
C2 (W.s/°C)	0.005			
C3 (W.s/°C)	0.1			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

DS10830 - Rev 4 page 34/53



# 6.2 SO-8 thermal data

Figure 49. S0-8 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 50. SO-8 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 16. PCB properties

Dimension	Value		
Board finish thickness	1.6 mm +/- 10%		
Board dimension	77 mm x 86 mm		
Board Material	FR4		
Copper thickness (top and bottom layers)	0.070 mm		
Copper thickness (inner layers)	0.035 mm		
Thermal vias separation	1.2 mm		
Thermal via diameter	0.3 mm +/- 0.08 mm		
Copper thickness on vias	0.025 mm		
Heatsink copper area dimension (bottom layer)	Footprint, 2 + 2 cm <sup>2</sup> or 8 + 8 cm <sup>2</sup>		

DS10830 - Rev 4 page 35/53



Figure 51. SO-8 R<sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)





Figure 52. SO-8 thermal impedance junction ambient single pulse (one channel on)




Equation: pulse calculation formula

 $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$  where  $\delta = t_P/T$ 

DS10830 - Rev 4 page 36/53



Figure 53. Thermal fitting model of a double-channel HSD in SO-8



TAPG2001151031CFT

Note: The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Table 17. Thermal parameters** 

Area/island (cm²)	Footprint	2	8	4L
R1 (°C/W)	4.2			
R2 (°C/W)	4.3			
R3 (°C/W)	10			
R4 (°C/W)	28	17	17	17
R5 (°C/W)	24	12	9	4
R6 (°C/W)	30	23	19	9
C1 (W.s/°C)	0.00012			
C2 (W.s/°C)	0.003			
C3 (W.s/°C)	0.03			
C4 (W.s/°C)	0.1			
C5 (W.s/°C)	0.4	0.8	0.8	0.8
C6 (W.s/°C)	3	7	11	22

DS10830 - Rev 4 page 37/53

GAPG1605141159CFT



### **Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### PowerSSO-16 package information 7.1

2x aaa C D

Top view

8017965 Rev 8

Bottom view Section A-A E2 for dual gauge only // eee C GAUGE PLANE - CCC C SEATING PLANE b ddd @CD 2x D Section B-B

Figure 54. PowerSSO-16 package outline

♦ ggg WC A-B D

Table 18. PowerSSO-16 mechanical data

E1 E

母⊕

	Dimensions  Millimeters		
Ref.			
	Min.	Тур.	Max.
Θ	0°		8°
Θ1	0°		
Θ2	5°		15°
Θ3	5°		15°

DS10830 - Rev 4 page 38/53



	Dimensions			
Ref.	Millimeters			
	Min.	Тур.	Max.	
А			1.70	
A1	0.00		0.10	
A2	1.10		1.60	
b	0.20		0.30	
b1	0.20	0.25	0.28	
С	0.19		0.25	
c1	0.19	0.20	0.23	
D		4.9 BSC		
D1	2.90		3.50	
е		0.50 BSC		
E	6.00 BSC			
E1	3.90 BSC			
E2	2.20		2.80	
h	0.25		0.50	
L	0.40	0.60	0.85	
L1		1.00 REF		
N		16		
R	0.07			
R1	0.07			
S	0.20			
	Tolerance of fo	orm and position		
aaa		0.10		
bbb		0.10		
ccc		0.08		
ddd		0.08		
eee		0.10		
fff	0.10			
999		0.15		

DS10830 - Rev 4 page 39/53



### 7.2 SO-8 package information

Figure 55. SO-8 package outline




Table 19. SO-8 mechanical data


	Dimensions		
Ref.			
	Min.	Тур.	Max.
Α			1.75
A1	0.10		0.25
A2	1.25		
b	0.28		0.48
С	0.17		0.23
D	4.80	4.90	5.00
Е	5.80	6.00	6.20
E1	3.80	3.90	4.00
е		1.27	
h	0.25		0.50
L	0.40		1.27
L1		1.04	
k	0°		8°
ccc			0.10

DS10830 - Rev 4 page 40/53



### 7.3 PowerSSO-16 packing information

Figure 56. PowerSSO-16 reel 13"



TAPG2004151655CFT

Table 20. Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2 /-0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.

DS10830 - Rev 4 page 41/53



P<sub>2</sub> 2.0±0.1 4.0±0.1 FW W SECTION X - X SECTION Y - Y SAPES2041512420FT


Figure 57. PowerSSO-16 carrier tape

Table 21. PowerSSO-16 carrier tape dimensions

Description	Value <sup>(1)</sup>
A <sub>0</sub>	6.50 ± 0.1
B <sub>0</sub>	5.25 ± 0.1
Κ <sub>0</sub>	2.10 ± 0.1
K <sub>1</sub>	1.80 ± 0.1
F	5.50 ± 0.1
P <sub>1</sub>	8.00 ± 0.1
W	12.00 ± 0.3

1. All dimensions are in mm.

Figure 58. PowerSSO-16 schematic drawing of leader and trailer tape




DS10830 - Rev 4 page 42/53



### 7.4 SO-8 packing information

Figure 59. Reel for SO-8



TAPG2004151655CFT

Table 22. Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	2500
Bulk quantity	2500
A (max)	330
B (min)	1.5
C (+0.5, -0.2)	13
D (min)	20.2
N	100
W1 (+2/ -0)	12.4
W2 (max)	18.4

1. All dimensions are in mm.

DS10830 - Rev 4 page 43/53



P2 2.0±0.1 (II) 4.0±0.1 (III)

91.6±0.1

R 0.2

Typical

REF. 4.18

REF. 3.66

REF. 0.57

REF. 0.57

Figure 60. SO-8 carrier tape


GAPG2105151447CFT

Table 23. SO-8 carrier tape dimensions

Description	Value <sup>(1)</sup>
A <sub>0</sub>	6.50 ± 0.1
B <sub>0</sub>	5.30 ± 0.1
K <sub>0</sub>	2.20 ± 0.1
К <sub>1</sub>	1.90 ± 0.1
F	5.50 ± 0.1
P <sub>1</sub>	8.00 ± 0.1
W	12.00 ± 0.3

1. All dimensions are in mm.

Figure 61. SO-8 schematic drawing of leader and trailer tape




DS10830 - Rev 4 page 44/53



#### 7.5 PowerSSO-16 marking information

Figure 62. PowerSSO-16 marking information




GADG0310161234SMD

Parts marked as '&' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

#### 7.6 SO-8 marking information

Figure 63. SO-8 marking information



GAPG2705151558CFT

Note:

Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions

DS10830 - Rev 4 page 45/53



## 8 Order codes

Table 24. Device summary

Package -	Order codes
	Tape and reel
PowerSSO-16	VN7140AJTR
SO-8	VN7140ASTR

DS10830 - Rev 4 page 46/53



### **Revision history**

Table 25. Document revision history

Date	Revision	Changes
03-Jun-2015	1	Initial release.
		Updated cover image.
		Updated Table 4: "Thermal data"
22-Jul-2015	015 2	Updated following sections:
		Section 6.1: "PowerSSO-16 thermal data"
		Section 6.2: "SO-8 thermal data"
13-Oct-2016	3	Added AEC Q100 qualified in Features section
13-001-2016	3	Updated Figure 61: "PowerSSO-16 marking information"
28-Jun-2018	4	Minor text changes in Section 4.4.2 T <sub>CASE</sub> and V <sub>CC</sub> monitor.

DS10830 - Rev 4 page 47/53





#### **Contents**

1	Block diagram and pin description					
2	Elec	trical s <sub>l</sub>	pecification	5		
	2.1	Absolu	ıte maximum ratings	5		
	2.2	Therm	al data	6		
	2.3	Main e	electrical characteristics	6		
	2.4	Wavef	orms	16		
	2.5	Electri	cal characteristics curves	18		
3	Prot	ections	;	23		
	3.1	Power	limitation	23		
	3.2	Therm	al shutdown	23		
	3.3	Curren	nt limitation	23		
	3.4	Negati	ive voltage clamp	23		
4	Арр	Application information				
	4.1	GND p	protection network against reverse battery	24		
		4.1.1	Diode (DGND) in the ground line	24		
	4.2	lmmun	nity against transient electrical disturbances	25		
	4.3	MCU I/Os protection				
	4.4	Multise	ense - analog current sense	26		
		4.4.1	Principle of Multisense signal generation	26		
		4.4.2	TCASE and VCC monitor	29		
		4.4.3	Short to VCC and OFF-state open-load detection	30		
5	Max	imum d	lemagnetization energy (VCC = 16 V)	31		
6	Pac	kage an	d PCB thermal data	32		
	6.1	Power	SSO-16 thermal data	32		
	6.2	SO-8 t	thermal data	34		
7	Pac	kage inf	formation	38		
	7.1	Power	SSO-16 package information	38		
	7.2	SO-8 p	package information	39		
	7.3	Power	SSO-16 packing information	40		





Rev	ision l	history	.47
8 Order codes		.46	
	7.6	SO-8 marking information	. 45
	7.5	PowerSSO-16 marking information	. 44
	7.4	SO-8 packing information	. 42

DS10830 - Rev 4 page 49/53



### **List of tables**

Table 1.	Pin functions	. 3
Table 2.	Suggested connections for unused and not connected pins	. 4
Table 3.	Absolute maximum ratings	. 5
Table 4.	Thermal data	. 6
Table 5.	Power section	. 6
Table 6.	Switching	. 7
Table 7.	Logic inputs	. 7
Table 8.	Protections	. 9
Table 9.	MultiSense	. 9
Table 10.	Truth table	15
Table 11.	MultiSense multiplexer addressing	15
Table 12.	ISO 7637-2 - electrical transient conduction along supply line	25
Table 13.	MultiSense pin levels in off-state	29
Table 14.	PCB properties	32
Table 15.	Thermal parameters	34
Table 16.	PCB properties	35
Table 17.	Thermal parameters	37
Table 18.	PowerSSO-16 mechanical data	38
Table 19.	SO-8 mechanical data	40
Table 20.	Reel dimensions	41
Table 21.	PowerSSO-16 carrier tape dimensions	42
Table 22.	Reel dimensions	43
Table 23.	SO-8 carrier tape dimensions	44
Table 24.	Device summary	46
Table 25.	Document revision history	47



# **List of figures**

Figure 1.	Block diagram	
Figure 2.	Configuration diagram (top view)	
Figure 3.	Current and voltage conventions	
Figure 4.	I <sub>OUT</sub> /I <sub>SENSE</sub> versus I <sub>OUT</sub>	12
Figure 5.	Current sense accuracy versus I <sub>OUT</sub>	13
Figure 6.	Switching time and Pulse skew	13
Figure 7.	MultiSense timings (current sense mode)	14
Figure 8.	Multisense timings (chip temperature and V <sub>CC</sub> sense mode) (VN7140AJ only)	14
Figure 9.	T <sub>DSTKON</sub>	15
Figure 10.	Latch functionality - behavior in hard short circuit condition (T <sub>AMB</sub> << T <sub>TSD</sub> )	16
Figure 11.	Latch functionality - behavior in hard short circuit condition	17
Figure 12.	Latch functionality - behavior in hard short-circuit condition (autorestart mode + latch off)	17
Figure 13.	Standby mode activation	
Figure 14.	Standby state diagram	18
Figure 15.	OFF-state output current	19
Figure 16.	Standby current	19
Figure 17.	I <sub>GND(ON)</sub> vs. Tcase	19
Figure 18.	Logic Input high level voltage	
Figure 19.	Logic Input low level voltage	
Figure 20.	High level logic input current	
Figure 21.	Low level logic input current	
Figure 22.	Logic Input hysteresis voltage	
Figure 23.	FaultRST Input clamp voltage	
Figure 24.	Undervoltage shutdown	
Figure 25.	On-state resistance vs. T <sub>case</sub>	
Figure 26.	On-state resistance vs. V <sub>CC</sub>	21
Figure 27.	Turn-on voltage slope	21
Figure 28.	Turn-off voltage slope	21
Figure 29.	Won vs. T <sub>case</sub>	21
Figure 30.	Woff vs. T <sub>case</sub>	21
Figure 31.	I <sub>LIMH</sub> vs. T <sub>case</sub>	22
Figure 32.	OFF-state open-load voltage detection threshold	22
Figure 33.	V <sub>sense</sub> clamp vs. T <sub>case</sub>	22
Figure 34.	V <sub>senseh</sub> vs. T <sub>case</sub>	22
Figure 35.	Application diagram	24
Figure 36.	Simplified internal structure	
Figure 37.	MultiSense and diagnostic – block diagram	26
Figure 38.	MultiSense block diagram	27
Figure 39.	Analogue HSD – open-load detection in off-state	28
Figure 40.	Open-load / short to V <sub>CC</sub> condition	
Figure 41.	GND voltage shift	30
Figure 43.	Maximum turn off current versus inductance	
Figure 44.	PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 45.	PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)	
Figure 46.	PowerSSO-16 R <sub>thi-amb</sub> vs PCB copper area in open box free air condition (one channel on)	33
Figure 47.	PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)	
Figure 48.	Thermal fitting model of a double-channel HSD in PowerSSO-16	
Figure 49.	S0-8 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 50.	SO-8 on four-layers PCB (2s2p to JEDEC JESD 51-7)	
Figure 51.	SO-8 R <sub>thj-amb</sub> vs PCB copper area in open box free air condition (one channel on)	36

DS10830 - Rev 4 page 51/53

#### **VN7140AJ, VN7140AS**

#### List of figures



Figure 52.	SO-8 thermal impedance junction ambient single pulse (one channel on)	36
Figure 53.	Thermal fitting model of a double-channel HSD in SO-8	37
Figure 54.	PowerSSO-16 package outline	38
Figure 55.	SO-8 package outline	40
Figure 56.	PowerSSO-16 reel 13"	41
Figure 57.	PowerSSO-16 carrier tape	42
Figure 58.	PowerSSO-16 schematic drawing of leader and trailer tape	42
Figure 59.	Reel for SO-8	43
Figure 60.	SO-8 carrier tape	44
Figure 61.	SO-8 schematic drawing of leader and trailer tape	44
Figure 62.	PowerSSO-16 marking information	45
Figure 63.	SO-8 marking information	45

DS10830 - Rev 4 page 52/53



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

DS10830 - Rev 4 page 53/53