











ISO7740, ISO7741, ISO7742

# SLLSEP4G - MARCH 2016-REVISED FEBRUARY 2020

# ISO774x High-Speed, Robust-EMC Reinforced and Basic Quad-Channel Digital Isolators

#### **Features**

- 100 Mbps data rate
- Robust isolation barrier:
  - >100-year projected lifetime at 1500 V<sub>RMS</sub> working voltage
  - Up to 5000 V<sub>RMS</sub> isolation rating
  - Up to 12.8 kV surge capability
  - ±100 kV/μs typical CMTI
- Wide supply range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V level translation
- Default output high (ISO774x) and low (ISO774xF) options
- Wide temperature range: -55°C to 125°C
- Low power consumption, typical 1.5 mA per channel at 1 Mbps
- Low propagation delay: 10.7 ns typical (5-V Supplies)
- Robust electromagnetic compatibility (EMC)
  - System-level ESD, EFT, and surge immunity
  - ±8 kV IEC 61000-4-2 contact discharge protection across isolation barrier
  - Low emissions
- Wide-SOIC (DW-16) and QSOP (DBQ-16) package options
- Automotive version available: ISO774x-Q1
- Safety-related certifications:
  - DIN VDE V 0884-11:2017-01
  - UL 1577 component recognition program
  - CSA, CQC, and TUV certifications

## Applications

- Industrial automation
- Motor control
- Power supplies
- Solar inverters
- Medical equipment

## 3 Description

The ISO774x devices are high-performance, quadchannel digital isolators with 5000 V<sub>RMS</sub> (DW package) and 3000 V<sub>RMS</sub> (DBQ package) isolation ratings per UL 1577. This family includes devices with reinforced insulation ratings according to VDE, CSA, TUV and CQC. The ISO7741B device is designed for applications that require basic insulation ratings only.


The ISO774x devices provide high electromagnetic immunity and low emissions at low power consumption, while isolating CMOS or LVCMOS digital I/Os. Each isolation channel has a logic input and output buffer separated by a double capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier. These devices come with enable pins which can be used to put the respective outputs in high impedance for multi-master driving applications and to reduce power consumption. The ISO7740 device has all four channels in the same direction, the ISO7741 device forward and one reverse-direction channels, and the ISO7742 device has two forward and two reverse-direction channels. If the input power or signal is lost, default output is high for devices without suffix F and low for devices with suffix F. See the Device Functional Modes section for further details.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7740	SOIC (DW)	10.30 mm × 7.50 mm
ISO7741 ISO7742	SSOP (DBQ)	4.90 mm × 3.90 mm
ISO7741B	SOIC (DW)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Simplified Schematic



 $V_{CCI}$ =Input supply,  $V_{CCO}$ =Output supply GNDI=Input ground, GNDO=Output ground



#### Table of Contents

1	Features 1		7.18 Insulation Characteristics Curves	
2	Applications 1		7.19 Typical Characteristics	
3	Description 1	8	Parameter Measurement Information	
4	Revision History2	9	Detailed Description	
5	Description Continued 5		9.1 Overview	
6	Pin Configuration and Functions 6		9.2 Functional Block Diagram	25
7	Specifications8		9.3 Feature Description	26
•	7.1 Absolute Maximum Ratings		9.4 Device Functional Modes	27
	7.2 ESD Ratings	10	Application and Implementation	29
	7.3 Recommended Operating Conditions		10.1 Application Information	29
	7.4 Thermal Information		10.2 Typical Application	29
	7.5 Power Rating	11	Power Supply Recommendations	32
	7.6 Insulation Specifications	12	Layout	
	7.7 Safety-Related Certifications		12.1 Layout Guidelines	
	7.8 Safety Limiting Values		12.2 Layout Example	
	7.9 Electrical Characteristics—5-V Supply	13	Device and Documentation Support	
	7.10 Supply Current Characteristics—5-V Supply 13		13.1 Documentation Support	
	7.11 Electrical Characteristics—3-V Supply		13.2 Related Links	
			13.3 Receiving Notification of Documentation Update	
	7.12 Supply Current Characteristics—3.3-V Supply 15 7.13 Electrical Characteristics—2.5-V Supply 16		13.4 Community Resources	
			13.5 Trademarks	
	7.14 Supply Current Characteristics—2.5-V Supply 17		13.6 Electrostatic Discharge Caution	
	7.15 Switching Characteristics—5-V Supply			
	7.16 Switching Characteristics—3.3-V Supply 18	44	13.7 Glossary	35
	7.17 Switching Characteristics—2.5-V Supply 19	14	Mechanical, Packaging, and Orderable Information	35

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

C	Changes from Revision F (May 2019) to Revision G	Page
•	Added ISO7741B device to the data sheet for applications that require basic insulation only	1
•	Combined CSA, CQC, and TUV Features bullets into a single bullet	1
•	Deleted "All certifications complete" bullet in Features	1

# 

Submit Documentation Feedback

Copyright © 2016–2020, Texas Instruments Incorporated





•	Changed V <sub>IORM</sub> value for DW-16 package From: "1414 V <sub>PK</sub> " To: "2121 V <sub>PK</sub> " in Insulation Specifications table	10
•	Changed V <sub>IOWM</sub> values for DW-16 package From: "1000 V <sub>RMS</sub> " and "1414 V <sub>DC</sub> " To: "1500 V <sub>RMS</sub> " and "2121 V <sub>DC</sub> " in Insulation Specifications table	10
•	Added 'see Figure 28' to TEST CONDITIONS of V <sub>IOWM</sub> specification in Insulation Specifications	10
•	Changed V <sub>IOSM</sub> TEST CONDITIONS From: "Test method per IEC 60065" To: "Test method per IEC 62368-1" in Insulation Specifications table	10
•	Updated certification information in Safety-Related Certifications table	11
•	Switched the line colors for V <sub>CC</sub> at 2.5 V and V <sub>CC</sub> at 3.3 V in Figure 12	21
•	Added Insulation Lifetime sub-section under Application Curve section	31
•	Added 'How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems' application report to Documentation Support section	34
Cł	hanges from Revision D (May 2017) to Revision E	Page
•	Changed the DIN certification number and certification status throughout the document	1
•	Changed the isolation rating of the DBQ package from 2500 V <sub>RMS</sub> to 3000 V <sub>RMS</sub>	
•	Added V <sub>TEST</sub> to the conditions for the maximum transient isolation voltage parameter in the <i>Insulation Specifications</i> table	
•	Changed the value for the DBQ package from 3600 VPK to 4242 V <sub>PK</sub> throughout the document	
•	Changed the method b1 V <sub>ini</sub> condition for apparent charge in the <i>Insulation Specifications</i> table	10
•	Switched the labels for V <sub>CC1</sub> falling and V <sub>CC2</sub> rising in the graph legend of <i>Power Supply Undervoltage Threshold vs Free-Air Temperature</i>	<b>2</b> 1
•	Updated the Safety-Related Certifications table  Changed the minimum CMTI from 40 to 85 in all Electrical Characteristics tables	
Cł	hanges from Revision B (October 2016) to Revision C	Page
•	Changed the Regulatory Information table to Safety-Related Certifications and updated content	11
•	Changed the certifications from planned to certified in the Safety-Related Certifications table	
Cł	hanges from Revision A (June 2016) to Revision B	Page
_	Changed <i>Feature</i> From: High CMTI: ±75 kV/μs Typical To: High CMTI: ±100 kV/μs Typical	
	Changed <i>Feature</i> From: All Certifications are Planned To: 'VDE, UL, and TUV Certifications for DW Package	
	Complete; All Other Certifications are Planned	1
•	Changed the unit value of CLR and CPG From: µm To: mm in Insulation Specifications	10
•	Changed From: "Plan to certify" To: "Certified" in column VDE of Safety-Related Certifications	11
•		
	Added a conditions statement to Safety-Related Certifications	
•	Added a conditions statement to Safety-Related Certifications  Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11
•		11 11
	Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11 11 11
•	Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11 11 11
•	Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11 11 11 11
•	Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11 11 11 11 11
•	Changed From: "Plan to certify" To: "Certified" in column UL of Safety-Related Certifications	11 11 11 11 11 12



•	Changed the device status From: Preview To: Production.	<i>'</i>
Cł	nanges from Original (March 2016) to Revision A	Page
<u>•</u>	Replaced the Power Supply Recommendations section	32
•	Changed the Design Requirements paragraph	30
•	Added Note B to Figure 17	24
•	Changed the t <sub>DO</sub> TYP value From: 6 μs To: 0.1 μs and the MAX value From: 9 μs To: 0.3 μs in the <i>Switching Characteristics</i> —2.5-V <i>Supply</i>	19
•	Changed the t <sub>DO</sub> TYP value From: 6 μs To: 0.1 μs and the MAX value From: 9 μs To: 0.3 μs in the <i>Switching Characteristics</i> —3.3-V <i>Supply</i>	18
•	Changed the t <sub>DO</sub> TYP value From: 6 μs To: 0.1 μs and the MAX value From: 9 μs To: 0.3 μs in the <i>Switching Characteristics</i> —5-V <i>Supply</i>	18



### 5 Description Continued


Used in conjunction with isolated power supplies, these devices help prevent noise currents on data buses, such as RS-485, RS-232, and CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the ISO774x devices have been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO774x devices are available in 16-pin SOIC and QSOP packages.

Copyright © 2016–2020, Texas Instruments Incorporated




# 6 Pin Configuration and Functions


#### ISO7740 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View



#### ISO7741 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View



#### ISO7742 DW and DBQ Packages 16-Pin SOIC-WB and QSOP Top View





# **Pin Functions**

		PIN			DECODITION	
NAME	ISO7740	ISO7741	ISO7742	1/0	DESCRIPTION	
EN1	_	7	7	ı	Output enable 1. Output pins on side 1 are enabled when EN1 is high or open and in high-impedance state when EN1 is low.	
EN2	10	10	10	ı	Output enable 2. Output pins on side 2 are enabled when EN2 is high or open and in high-impedance state when EN2 is low.	
GND1	2	2	2		Cround connection for \/	
GNDT	8	8	8	_	Ground connection for V <sub>CC1</sub>	
CNDO	9	9	9		Cround connection for V	
GND2	15	15	15	_	Ground connection for V <sub>CC2</sub>	
INA	3	3	3	I	Input, channel A	
INB	4	4	4	I	Input, channel B	
INC	5	5	12	I	Input, channel C	
IND	6	11	11	I	Input, channel D	
NC	7	_	_	_	Not connected	
OUTA	14	14	14	0	Output, channel A	
OUTB	13	13	13	0	Output, channel B	
OUTC	12	12	5	0	Output, channel C	
OUTD	11	6	6	0	O Output, channel D	
V <sub>CC1</sub>	1	1	1	_	Power supply, side 1	
V <sub>CC2</sub>	16	16	16	_	Power supply, side 2	



## 7 Specifications

### 7.1 Absolute Maximum Ratings

See (1)

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage <sup>(2)</sup>	-0.5	6	V
V	Voltage at INx, OUTx, ENx	-0.5	$V_{CCX} + 0.5^{(3)}$	V
I <sub>O</sub>	Output current	-15	15	mA
$T_J$	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±6000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1500	V
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3)(4)</sup>	±8000	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

## 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage		2.25		5.5	V
V <sub>CC(UVLO+)</sub>	UVLO threshold when supply volta	age is rising		2	2.25	V
V <sub>CC(UVLO-)</sub>	UVLO threshold when supply volta	age is falling	1.7	1.8		V
V <sub>HYS(UVLO)</sub>	Supply voltage UVLO hysteresis		100	200		mV
		$V_{CCO}^{(1)} = 5 \text{ V}$	-4			
I <sub>OH</sub>	High-level output current	V <sub>CCO</sub> = 3.3 V	-2			mA
		V <sub>CCO</sub> = 2.5 V	-1			
		V <sub>CCO</sub> = 5 V			4	
I <sub>OL</sub>	Low-level output current	V <sub>CCO</sub> = 3.3 V			2	mA
		$V_{CCO} = 2.5 \text{ V}$			1	
V <sub>IH</sub>	High-level input voltage	·	0.7 × V <sub>CCI</sub> <sup>(1)</sup>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low-level input voltage		0		0.3 × V <sub>CCI</sub>	V
DR	Data rate <sup>(2)</sup>		0		100	Mbps
T <sub>A</sub>	Ambient temperature		-55	25	125	°C

(1)  $V_{CCI} = Input\text{-side } V_{CC}$ ;  $V_{CCO} = Output\text{-side } V_{CC}$ .

(2) 100 Mbps is the maximum specified data rate, although higher data rates are possible.



### 7.4 Thermal Information

		ISO774x				
	THERMAL METRIC <sup>(1)</sup>	DWW (SOIC)	DW (SOIC)	DBQ (QSOP)	UNIT	
		16 Pins	16 Pins	16 Pins		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.3	83.4	109	°C/W	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	21.4	46	54.4	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	30.5	48	51.9	°C/W	
ΨЈТ	Junction-to-top characterization parameter	7.1	19.1	14.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	29.8	47.5	51.4	°C/W	
$R_{\theta JC(bottom)}$	Junction-to-case(bottom) thermal resistance	_	_	-	°C/W	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 7.5 Power Rating

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
ISO77	740		+				
$P_{D}$	Maximum power dissipation				200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF},$ Input a 50-MHz 50% duty cycle square wave			40	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	input a 30 Winz 30% daty cycle square wave			160	mW	
ISO77	ISO7741						
$P_{D}$	Maximum power dissipation	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, Input a 50-MHz 50% duty cycle square wave			200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1				75	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	Input a so winz so was syste square wave			125	mW	
ISO77	742						
$P_{D}$	Maximum power dissipation				200	mW	
P <sub>D1</sub>	Maximum power dissipation by side-1	$V_{CC1} = V_{CC2} = 5.5 \text{ V}, T_J = 150^{\circ}\text{C}, C_L = 15 \text{ pF}, Input a 50-MHz 50% duty cycle square wave}$			100	mW	
P <sub>D2</sub>	Maximum power dissipation by side-2	mpara do miliz do // daty dyblo square wave			100	mW	

Copyright © 2016–2020, Texas Instruments Incorporated



# 7.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS		DW-16	DBQ- 16	UNIT
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air		>8	>3.7	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package sur	face	>8	>3.7	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)		>21	>21	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112		>600	>600	V
	Material group	According to IEC 60664-1		- 1	1	
		Rated mains voltage ≤ 300 V <sub>RMS</sub>		I-IV	1-111	
	Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 600 V <sub>RMS</sub>		I-IV	n/a	
	00004 1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>		1-111	n/a	
DIN VE	DE V 0884-11:2017-01 <sup>(2)</sup>					
	Maximum repetitive peak	AC college (biggles)	ISO774x	2121	566	
$V_{IORM}$	isolation voltage	AC voltage (bipolar)	ISO7741B	1414	n/a	$V_{PK}$
		AC voltage; Time dependent dielectric breakdown (TDDB)	ISO774x	1500	400	
.,	Maximum working isolation voltage	Test; see Figure 28	ISO7741B	1000	n/a	V <sub>RMS</sub>
$V_{IOWM}$		DC voltage	ISO774x	2121	566	
			ISO7741B	1414	n/a	$V_{DC}$
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$ , t= 1 s (100% production)		8000	4242	V <sub>PK</sub>
V <sub>IOSM</sub>	Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62269 1 1 2/50 us waveform	V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (ISO774x)	8000	4000	
		Test method per IEC 62368-1, 1.2/50 µs waveform	$V_{TEST} = 1.3 \times V_{IOSM}$ (ISO7741B)	6000	n/a	$V_{PK}$
				≤5	≤5	
		Method a, After environmental tests subgroup 1,	$V_{pd(m)} = 1.6 \times V_{IORM},$ $t_m = 10 \text{ s (ISO774x)}$	≤5	≤5	
$q_{pd}$	Apparent charge <sup>(4)</sup>	charge <sup>(4)</sup> $V_{ini} = V_{IOTM}, t_{ini} = 60 \text{ s};$	$V_{pd(m)} = 1.2 \times V_{IORM},$ $t_m = 10 \text{ s (ISO7741B)}$		42	pC
		Method b1; At routine test (100% production) and preconditioning (type test)	$V_{pd(m)} = 1.875 \times V_{IORM},$ $t_m = 1 s (ISO774x)$	- ≤5	≤5	
		$V_{\text{ini}} = 1.2 \times V_{\text{IOTM}}$ , $t_{\text{ini}} = 1 \text{ s}$ ;	$V_{pd(m)} = 1.5 \times V_{IORM},$ $t_m = 1 s (ISO7741B)$			
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \times \sin(2\pi ft), f = 1 \text{ MHz}$		~1	~1	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C		>10 <sup>12</sup>	>10 <sup>12</sup>	
$R_{IO}$	Isolation resistance (5)	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$ $V_{IO} = 500 \text{ V} \text{ at } T_{S} = 150^{\circ}\text{C}$		>10 <sup>11</sup>	>10 <sup>11</sup>	Ω
				>10 <sup>9</sup>	>10 <sup>9</sup>	
	Pollution degree			2	2	
	Climatic category			55/125/ 21	55/125/ 21	
UL 157	77					
V <sub>ISO</sub>	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$ , t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$ , t = 1 s (100% production)		5000	3000	V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases.

Techniques such as inserting groups and/or ribs on a printed circuit board are used to help increase these specifications.

Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

(2) This coupler is suitable for *safe electrical insulation (ISO774x)* and *basic electrical insulation (ISO7741B)* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-terminal device.



#### 7.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN VDE V 0884-11:2017-01	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Certified according to UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010/A1:2019, EN 60950-1:2006/A2:2013 and EN 62368-1:2014
Maximum transient isolation voltage, 8000 V <sub>PK</sub> (DW-16) and 4242 V <sub>PK</sub> (DBQ-16); Maximum repetitive peak isolation voltage, 2121 V <sub>PK</sub> (DW-16, Reinforced), 1414 V <sub>PK</sub> (DW-16, Basic) and 566 V <sub>PK</sub> (DBQ-16); Maximum surge isolation voltage, 8000 V <sub>PK</sub> (DW-16, Reinforced), 6000 V <sub>PK</sub> (DW-16, Basic) and 4000 V <sub>PK</sub> (DBQ-16)	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1 2nd Ed. 800 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DBQ-16) max working voltage (pollution degree 2, material group I); 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 V <sub>RMS</sub> (DW-16) max working voltage	<b>DW-16:</b> Single protection, 5000 V <sub>RMS</sub> ; <b>DBQ-16:</b> Single protection, 3000 V <sub>RMS</sub>	DW-16: Reinforced Insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V <sub>RMS</sub> maximum working voltage; DBQ-16: Basic Insulation, Altitude ≤ 5000 m, Tropical Climate, 400 V <sub>RMS</sub> maximum working voltage	5000 V <sub>RMS</sub> (DW-16) and 3000 V <sub>RMS</sub> (DBQ-16) Reinforced insulation per EN 61010-1:2010/A1:2019 up to working voltage of 600 V <sub>RMS</sub> (DW-16) and 300 V <sub>RMS</sub> (DBQ-16) 5000 V <sub>RMS</sub> (DW-16) and 3000 V <sub>RMS</sub> (DBQ-16) Reinforced insulation per EN 60950-1:2006/A2:2013 and EN 62368-1:2014 up to working voltage of 800 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DW-16) and 370 V <sub>RMS</sub> (DBQ-16)
Reinforced certificate: 40040142 Basic certificate: 40047657	Master contract number: 220991	File number: E181974	Certificate numbers: CQC15001121716 (DW-16) CQC18001199097 (DBQ-16)	Client ID number: 77311

### 7.8 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DW-1	6 PACKAGE				•	
		$R_{\theta JA} = 83.4$ °C/W, $V_I = 5.5$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 1			273	
Io	Safety input, output, or supply	$R_{\theta JA} = 83.4 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 1}$			416	mA
IS	current	$R_{\theta JA}$ = 83.4 °C/W, $V_I$ = 2.75 V, $T_J$ = 150°C, $T_A$ = 25°C, see Figure 1			545	
$P_S$	Safety input, output, or total power	$R_{\theta JA} = 83.4 \text{ °C/W}, T_J = 150 \text{°C}, T_A = 25 \text{°C}, \text{ see Figure 3}$			1499	mW
$T_S$	Maximum safety temperature				150	°C
DBQ	-16 PACKAGE					
		$R_{\theta JA} = 109 \text{ °C/W}, V_I = 5.5 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 2}$			209	
lo	Safety input, output, or supply	$R_{\theta JA} = 109 \text{ °C/W}, V_I = 3.6 \text{ V}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 2}$			319	mA
IS	current	$R_{\theta JA} = 109$ °C/W, $V_I = 2.75$ V, $T_J = 150$ °C, $T_A = 25$ °C, see Figure 2	= 150°C, T <sub>A</sub> = 25°C, see		417	
Ps	Safety input, output, or total power	$R_{\theta JA} = 109 \text{ °C/W}, T_J = 150 \text{ °C}, T_A = 25 \text{ °C}, \text{ see Figure 4}$			1147	mW
$T_S$	Maximum safety temperature				150	°C

<sup>(1)</sup> The maximum safety temperature is the maximum junction temperature specified for the device. The power dissipation and junction-to-air thermal impedance of the device installed in the application hardware determines the junction temperature. The assumed junction-to-air thermal resistance in the *Thermal Information* is that of a device installed on a High-K test board for leaded Surface Mount Packages. The power is the recommended maximum input voltage times the current. The junction temperature is then the ambient temperature plus the power times the junction-to-air thermal resistance



# 7.9 Electrical Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage	I <sub>OH</sub> = -4 mA; see Figure 15	$V_{CCO}^{(1)} - 0.4$	4.8		V
$V_{OL}$	Low-level output voltage	I <sub>OL</sub> = 4 mA; see Figure 15		0.2	0.4	V
$V_{IT+(IN)}$	Rising input voltage threshold			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		0.3 × V <sub>CCI</sub>	$0.4 \times V_{CCI}$		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	$0.2 \times V_{CCI}$		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200$ V; see Figure 18	85	100		kV/μs
C <sub>I</sub>	Input Capacitance (2)	$V_{I} = V_{CC}/2 + 0.4x\sin(2\pi ft), f = 1 \text{ MHz}, $ $V_{CC} = 5 \text{ V}$		2		pF

$$<sup>\</sup>label{eq:VCC} \begin{split} V_{CCI} &= \text{Input-side V}_{CC}; \ V_{CCO} = \text{Output-side V}_{CC}. \\ \text{Measured from input pin to ground}. \end{split}$$



# 7.10 Supply Current Characteristics—5-V Supply

 $V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS	S	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
ISO7740							
	EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740);		I <sub>CC1</sub>		1.2	1.6	
Cumply augrent Disable	V <sub>I</sub> = 0 V (ISO7740 with F suffix)		I <sub>CC2</sub>		0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740);		I <sub>CC1</sub>		5.5	7.8	
	V <sub>I</sub> = V <sub>CC1</sub> (ISO7740 with F suffix)		I <sub>CC2</sub>		0.3	0.5	
	$EN2 = V_{CC2}; V_I = V_{CC1} (ISO7740);$		I <sub>CC1</sub>		1.2	1.6	
Supply current - DC signal	$V_I = 0 \text{ V (ISO7740 with F suffix)}$		I <sub>CC2</sub>		2	3.2	
Supply current - DC signal	$EN2 = V_{CC2}; V_I = 0 V (ISO7740);$		I <sub>CC1</sub>		5.5	7.8	mA
	$V_I = V_{CC1}$ (ISO7740 with F suffix)		I <sub>CC2</sub>		2.2	3.6	шд
		1 Mbps	I <sub>CC1</sub>		3.3	4.7	
		1 IVIDPS	I <sub>CC2</sub>		2.3	3.6	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.4	4.8	
Supply Cultont - AC Signal	wave clock input; C <sub>L</sub> = 15 pF	10 IVIDPS	I <sub>CC2</sub>		4.2	5.8	
		100 Mbps	I <sub>CC1</sub>		3.8	5.7	
		100 IVIDPS	I <sub>CC2</sub>		22.7	28	
ISO7741							
	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO7	741);	I <sub>CC1</sub>		1	1.5	
Supply current - Disable	$V_I = 0 \text{ V (ISO7741 with F suffix)}$		I <sub>CC2</sub>		0.8	1.1	
Supply Guilette Blouble	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISO774	1);	I <sub>CC1</sub>		4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741 with F suffix)		I <sub>CC2</sub>		1.8	2.7	
	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = V <sub>CCI</sub> (ISO77	$EN1 = EN2 = V_{CCI}$ ; $V_I = V_{CCI}$ (ISO7741);			1.5	2.3	
Supply current - DC signal	$\begin{aligned} &V_l = 0 \text{ V (ISO7741 with F suffix)} \\ &EN1 = EN2 = V_{CCl}; V_l = 0 \text{ V (ISO7741);} \\ &V_l = V_{CCl} \text{ (ISO7741 with F suffix)} \end{aligned}$		I <sub>CC2</sub>		2	3	
Supply current - DC signal			I <sub>CC1</sub>		4.8	6.8	mA
			I <sub>CC2</sub>		3.2	4.9	
		1 Mbps	I <sub>CC1</sub>		3.2	4.6	
			I <sub>CC2</sub>		2.8	4.1	
Supply current AC cianal	All channels switching with square	10 Mbps	I <sub>CC1</sub>		3.7	5.2	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC2</sub>		4.2	5.7	
		100 Mbno	I <sub>CC1</sub>		8.6	11.3	
		100 Mbps	I <sub>CC2</sub>		18	22	1
ISO7742							
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO774 $V_I = 0$ V (ISO7742 with F suffix)	12);	I <sub>CC1</sub> , I <sub>CC2</sub>		0.9	1.3	
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = 0 V$ (ISO7742) $V_I = V_{CCI}$ (ISO7742 with F suffix)	2);	I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.6	
Supply ourrent DO signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = V_{CCI}$ (ISO77 $V_I = 0$ V (ISO7742 with F suffix)	42);	I <sub>CC1</sub> , I <sub>CC2</sub>		1.7	2.7	mA
Supply current - DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I$ = 0 V (ISO774 $V_I$ = $V_{CCI}$ (ISO7742 with F suffix)	12);	I <sub>CC1</sub> , I <sub>CC2</sub>		4	5.9	(
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		3	4.4	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>		4	5.5	
	wave clock input; C <sub>L</sub> = 15 pF		I <sub>CC1</sub> , I <sub>CC2</sub>		13.4	17	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 7.11 Electrical Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> - 0.3	3.2		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2 mA; see Figure 15		0.1	0.3	V
V <sub>IT+(IN)</sub>	Rising input voltage threshold			0.6 × V <sub>CCI</sub>	$0.7 \times V_{CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		0.3 × V <sub>CCI</sub>	$0.4 \times V_{CCI}$		V
$V_{I(HYS)}$	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	$0.2 \times V_{CCI}$		V
I <sub>IH</sub>	High-level input current	V <sub>IH</sub> = V <sub>CCI</sub> <sup>(1)</sup> at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μΑ
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 18	85	100		kV/μs

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



# 7.12 Supply Current Characteristics—3.3-V Supply

 $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITION	S	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740						
	$EN2 = 0 V; V_I = V_{CC1} (ISO7740);$		I <sub>CC1</sub>	1.2	1.6	
Supply current - Disable	$V_I = 0 \text{ V (ISO7740 with F suffix)}$		I <sub>CC2</sub>	0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740);			5.5	7.8	
	$V_I = V_{CC1}$ (ISO7740 with F suffix)		I <sub>CC2</sub>	0.3	0.5	
	$EN2 = V_{CC2}; V_I = V_{CC1} (ISO7740);$		I <sub>CC1</sub>	1.2	1.6	
Supply current - DC signal	V <sub>I</sub> = 0 V (ISO7740 with F suffix)		I <sub>CC2</sub>	1.9	3.2	
oupply culterit Do signal	$EN2 = V_{CC2}$ ; $V_I = 0 V (ISO7740)$ ;	EN2 = $V_{CC2}$ ; $V_I = 0 \text{ V (ISO7740)}$ ; $V_I = V_{CC1}$ (ISO7740 with F suffix)		5.5	7.8	mA
	$V_I = V_{CC1}$ (ISO7740 with F suffix)			2.2	3.6	ША
		1 Mbps	I <sub>CC1</sub>	3.3	4.7	
		1 Wibps	I <sub>CC2</sub>	2.2	3.6	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>	3.4	4.8	
oupply outlont - AO signal	wave clock input; C <sub>L</sub> = 15 pF	10 Mipps	I <sub>CC2</sub>	3.6	5	
		100 Mbps	I <sub>CC1</sub>	3.3	5.5	
		100 lvibps	I <sub>CC2</sub>	17	20	
ISO7741						
	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO7	741);	I <sub>CC1</sub>	1	1.5	
Supply current - Disable	$V_I = 0 \text{ V (ISO7741 with F suffix)}$		I <sub>CC2</sub>	0.0	1.1	
оирріу сипені - Бізавіе	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISO774	1);	I <sub>CC1</sub>	4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741 with F suffix)		I <sub>CC2</sub>	1.9	2.7	
	$\begin{split} &EN1 = EN2 = V_{CCI}; \ V_I = V_{CCI} \ (ISO7741); \\ &V_I = 0 \ V \ (ISO7741 \ with \ F \ suffix) \\ &EN1 = EN2 = V_{CCI}; \ V_I = 0 \ V \ (ISO7741); \\ &V_I = V_{CCI} \ (ISO7741 \ with \ F \ suffix) \end{split}$		I <sub>CC1</sub>	1.5	2.3	mA
Cumply ourrent DC signal			I <sub>CC2</sub>	2	3	
Supply current - DC signal			I <sub>CC1</sub>	4.8	6.8	
			I <sub>CC2</sub>	3.2	4.9	
		1 Mbps	I <sub>CC1</sub>	3.2	4.6	
			I <sub>CC2</sub>	2.7	4.1	
Supply current - AC signal	All channels switching with square	10 Mbss	I <sub>CC1</sub>	3.5	5	
	wave clock input; C <sub>L</sub> = 15 pF	10 Mbps	I <sub>CC2</sub>	3.7	5.2	
		400 Mb = -	I <sub>CC1</sub>	6.8	9.3	
		100 Mbps	I <sub>CC2</sub>	13.7	16.4	
ISO7742						
Supply current - Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO774 $V_I = 0$ V (ISO7742 with F suffix)	12);	I <sub>CC1</sub> , I <sub>CC2</sub>	0.9	1.3	
Supply current - Disable	EN1 = EN2 = 0 V; $V_1$ = 0 V (ISO774: $V_1$ = $V_{CC1}$ (ISO7742 with F suffix)	2);	I <sub>CC1</sub> , I <sub>CC2</sub>	3	4.6	
Supply current - DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = V_{CCI}$ (ISO77 $V_I = 0$ V (ISO7742 with F suffix)	······································	I <sub>CC1</sub> , I <sub>CC2</sub>	1.7	2.7	mA
Supply culterit - DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = 0$ V (ISO774) $V_I = V_{CCI}$ (ISO7742 with F suffix)	12);	I <sub>CC1</sub> , I <sub>CC2</sub>	4	5.9	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	2.9	4.3	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	3.6	5.1	
	mato olook ilipat, OL = 10 pi	100 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	10.3	13	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 7.13 Electrical Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -1 mA; see Figure 15	V <sub>CCO</sub> <sup>(1)</sup> - 0.2	2.45		V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 1 mA; see Figure 15		0.05	0.2	V
V <sub>IT+(IN)</sub>	Rising input voltage threshold			0.6 × V <sub>CCI</sub>	$0.7 \times V_{CCI}$	V
V <sub>IT-(IN)</sub>	Falling input voltage threshold		0.3 × V <sub>CCI</sub>	$0.4 \times V_{CCI}$		V
V <sub>I(HYS)</sub>	Input threshold voltage hysteresis		0.1 × V <sub>CCI</sub>	0.2 × V <sub>CCI</sub>		V
I <sub>IH</sub>	High-level input current	$V_{IH} = V_{CCI}^{(1)}$ at INx or ENx			10	μΑ
I <sub>IL</sub>	Low-level input current	V <sub>IL</sub> = 0 V at INx or ENx	-10			μА
CMTI	Common-mode transient immunity	V <sub>I</sub> = V <sub>CCI</sub> or 0 V, V <sub>CM</sub> = 1200 V; see Figure 18	85	100		kV/μs

<sup>(1)</sup>  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .



# 7.14 Supply Current Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITION	s	SUPPLY CURRENT	MIN TYP	MAX	UNIT
ISO7740						
	EN2 = 0 V; V <sub>I</sub> = V <sub>CC1</sub> (ISO7740);		I <sub>CC1</sub>	1.2	1.6	
Supply ourrent Dioable	$V_I = 0 \text{ V (ISO7740 with F suffix)}$		I <sub>CC2</sub>	0.3	0.5	
Supply current - Disable	EN2 = 0 V; V <sub>I</sub> = 0 V (ISO7740);		I <sub>CC1</sub>	5.5	7.8	
	$V_I = V_{CC1}$ (ISO7740 with F suffix)		I <sub>CC2</sub>	0.3	0.5	
	$EN2 = V_{CC2}$ ; $V_1 = V_{CC1}$ (ISO7740); $V_1 = 0 \text{ V (ISO7740 with F suffix)}$		I <sub>CC1</sub>	1.2	1.6	
Supply current - DC signal			I <sub>CC2</sub>	1.9	3.2	
oupply culterit - Do signal	$EN2 = V_{CC2}$ ; $V_I = 0 \ V \ (ISO7740)$ ;		I <sub>CC1</sub>	5.4	7.8	mA
	$V_I = V_{CC1}$ (ISO7740 with F suffix)		I <sub>CC2</sub>	2.2	3.6	ША
		1 Mbps	I <sub>CC1</sub>	3.3	4.7	
		1 MDP3	I <sub>CC2</sub>	2.2	3.5	
Supply current - AC signal	All channels switching with square	10 Mbps	I <sub>CC1</sub>	3.4	4.8	
Supply current - AC signal	wave clock input; C <sub>L</sub> = 15 pF	TO WIDPS	I <sub>CC2</sub>	3.2	4.7	
		100 Mbps	I <sub>CC1</sub>	3.2	5.4	
		100 Mbps	I <sub>CC2</sub>	13	17	<u></u> .
ISO7741						
	EN1 = EN2 = 0 V; V <sub>I</sub> = V <sub>CCI</sub> <sup>(1)</sup> (ISO	7741);	I <sub>CC1</sub>	1	1.5	
Commission Disable	$V_I = 0 \text{ V (ISO7741 with F suffix)}$		I <sub>CC2</sub>	0.8	1.1	
Supply current - Disable	EN1 = EN2 = 0 V; V <sub>I</sub> = 0 V (ISO774	·1);	I <sub>CC1</sub>	4.3	6.3	
	$V_I = V_{CCI}$ (ISO7741 with F suffix)	,,	I <sub>CC2</sub>	1.8	2.7	
	EN1 = EN2 = V <sub>CCI</sub> ; V <sub>I</sub> = V <sub>CCI</sub> (ISO7	741);	I <sub>CC1</sub>	1.4	2.3	
0	$\begin{aligned} &V_{I}=0 \text{ V (ISO7741 with F suffix)} \\ &EN1=EN2=V_{CCI}; V_{I}=0 \text{ V (ISO7741);} \\ &V_{I}=V_{CCI} \text{ (ISO7741 with F suffix)} \end{aligned}$		I <sub>CC2</sub>	2	3	mA
Supply current - DC signal			I <sub>CC1</sub>	4.7	6.8	
			I <sub>CC2</sub>	3.2	4.9	
		T	I <sub>CC1</sub>	3.1	4.6	
		1 Mbps	I <sub>CC2</sub>	2.7	4	
0	All channels switching with square	40 Mb	I <sub>CC1</sub>	3.4	4.9	
Supply current - AC signal	wave clock input; $C_L = 15 \text{ pF}^{-1}$	10 Mbps	I <sub>CC2</sub>	3.5	4.9	
		400 14	I <sub>CC1</sub>	5.6	8.3	
		100 Mbps	I <sub>CC2</sub>	10.8	13.8	1
ISO7742		1				
Cumply ourrent Disable	EN1 = EN2 = 0 V; $V_I = V_{CCI}$ (ISO77 $V_I = 0$ V (ISO7742 with F suffix)	42);	I <sub>CC1</sub> , I <sub>CC2</sub>	0.9	1.3	
Supply current - Disable	EN1 = EN2 = 0 V; $V_I$ = 0 V (ISO774 $V_I$ = $V_{CCI}$ (ISO7742 with F suffix)	2);	I <sub>CC1</sub> , I <sub>CC2</sub>	3	4.6	
Cumply ourrent DO signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = V_{CCI}$ (ISO7' $V_I = 0$ V (ISO7742 with F suffix)	742);	I <sub>CC1</sub> , I <sub>CC2</sub>	1.7	2.7	mA
Supply current - DC signal	EN1 = EN2 = $V_{CCI}$ ; $V_I = 0$ V (ISO77 $V_I = V_{CCI}$ (ISO7742 with F suffix)	EN1 = EN2 = V <sub>CCI</sub> , V <sub>I</sub> = 0 V (ISO7742);		4	5.9	
		1 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	2.9	4.3	
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	10 Mbps	I <sub>CC1</sub> , I <sub>CC2</sub>	3.4	4.9	1
	wave clock input; C <sub>L</sub> = 15 pF 100 Mbps		I <sub>CC1</sub> , I <sub>CC2</sub>	8.3	11.5	

<sup>(1)</sup>  $V_{CCI} = Input\text{-side } V_{CC}$ 



# 7.15 Switching Characteristics—5-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 5 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	One Figure 45	6	10.7	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0	4.9	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time (2)	Same-direction channels			4	ns
t <sub>sk(pp)</sub>	Part-to-part skew time <sup>(3)</sup>				4.4	ns
t <sub>r</sub>	Output signal rise time	One Figure 45		2.4	3.9	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		2.4	3.9	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			9	20	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			9	20	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			7	20	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 16		3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x			3	8.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			7	20	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.8		ns

<sup>(1)</sup> Also known as pulse skew.

## 7.16 Switching Characteristics—3.3-V Supply

V<sub>CC1</sub> = V<sub>CC2</sub> = 3.3 V ±10% (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	See Figure 45	6	11	16	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.1	5	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.5	ns
t <sub>r</sub>	Output signal rise time	See Figure 45		1.3	3	ns
t <sub>f</sub>	Output signal fall time	See Figure 15		1.3	3	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			17	30	ns
t <sub>PLZ</sub>	Disable propagation delay, low-to-high impedance output			17	30	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			17	30	ns
t <sub>PZH</sub>	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 16		3.2	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x			3.2	8.5	μS
t <sub>PZL</sub>	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			17	30	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
t <sub>ie</sub>	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.9		ns

<sup>(1)</sup> Also known as pulse skew.

Submit Documentation Feedback

Copyright © 2016–2020, Texas Instruments Incorporated

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup>  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

<sup>(2)</sup> t<sub>sk(o)</sub> is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

<sup>(3)</sup> t<sub>sk(pp)</sub> is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.



# 7.17 Switching Characteristics—2.5-V Supply

 $V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay time	Con Figure 45	7.5	12	18.5	ns
PWD	Pulse width distortion <sup>(1)</sup>  t <sub>PHL</sub> - t <sub>PLH</sub>	See Figure 15		0.2	5.1	ns
t <sub>sk(o)</sub>	Channel-to-channel output skew time <sup>(2)</sup>	Same-direction Channels			4.1	ns
t <sub>sk(pp)</sub>	Part-to-part skew time (3)				4.6	ns
r	Output signal rise time	Con Firmer 45		1	3.5	ns
f	Output signal fall time	See Figure 15		1	3.5	ns
t <sub>PHZ</sub>	Disable propagation delay, high-to-high impedance output			22	40	ns
PLZ	Disable propagation delay, low-to-high impedance output			22	40	ns
	Enable propagation delay, high impedance-to-high output for ISO774x			18	40	ns
PZH	Enable propagation delay, high impedance-to-high output for ISO774x with F suffix	See Figure 16		3.3	8.5	μS
	Enable propagation delay, high impedance-to-low output for ISO774x			3.3	8.5	μS
PZL	Enable propagation delay, high impedance-to-low output for ISO774x with F suffix			18	40	ns
t <sub>DO</sub>	Default output delay time from input power loss	Measured from the time V <sub>CC</sub> goes below 1.7 V. See Figure 18		0.1	0.3	μS
ie	Time interval error	2 <sup>16</sup> – 1 PRBS data at 100 Mbps		0.7		ns

<sup>(1)</sup> Also known as pulse skew.


Product Folder Links: ISO7740 ISO7741 ISO7742

tsk(o) is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

 $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.




#### 7.18 Insulation Characteristics Curves






# 7.19 Typical Characteristics






### **Typical Characteristics (continued)**






### 8 Parameter Measurement Information



Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq$  3 ns,  $t_f \leq$  3ns,  $Z_O =$  50  $\Omega$ . At the input, 50  $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 15. Switching Characteristics Test Circuit and Voltage Waveforms




Copyright © 2016, Texas Instruments Incorporated

- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  10 kHz, 50% duty cycle,  $t_f \leq$  3 ns,  $t_f \leq$  3 ns,  $Z_O =$  50  $\Omega$ .
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 16. Enable/Disable Propagation Delay Time Test Circuit and Waveform


# TEXAS INSTRUMENTS

# **Parameter Measurement Information (continued)**



- A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power Supply Ramp Rate = 10 mV/ns

Figure 17. Default Output Delay Time Test Circuit and Voltage Waveforms



A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

Figure 18. Common-Mode Transient Immunity Test Circuit




## 9 Detailed Description

#### 9.1 Overview


The ISO774x family of devices an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier. The transmitter sends a high frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. If the ENx pin is low then the output goes to high impedance. The ISO774x devices also incorporate advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions due to the high frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, Figure 19, shows a functional block diagram of a typical channel.

#### 9.2 Functional Block Diagram



Copyright @ 2010, Texas instruments inc

Figure 19. Conceptual Block Diagram of a Digital Capacitive Isolator






Figure 20. On-Off Keying (OOK) Based Modulation Scheme

Copyright © 2016–2020, Texas Instruments Incorporated



#### 9.3 Feature Description

Table 1 provides an overview of the device features.

**Table 1. Device Features** 

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION <sup>(1)</sup>			
ISO7740	4 Forward,	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
1307740	0 Reverse	roo waps	High	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			
ISO7740 with F	4 Forward,	100 Mbns	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
suffix	0 Reverse	100 Mbps	Low	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			
ISO7741	3 Forward,	100 Mbns	Lliab	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
1507741	1 Reverse	100 Mbps	High	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			
ISO7741 with F	3 Forward,	100 Mbns	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
suffix	1 Reverse	100 Mbps	LOW	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			
ISO7741B	3 Forward, 1 Reverse	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
ISO7741B with F suffix	3 Forward, 1 Reverse	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
ISO7742	2 Forward,	100 Mbns	Lliab	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
1507742	2 Reverse	100 Mbps	High	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			
ISO7742 with F	2 Forward,	100 Mbns	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>			
suffix	2 Reverse	100 Mbps	Low	DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>			

<sup>(1)</sup> See Safety-Related Certifications for detailed isolation ratings.

## 9.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO774x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection cells for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.



#### 9.4 Device Functional Modes

Table 2 lists the functional modes for the ISO774x devices.


### Table 2. Function Table<sup>(1)</sup>

V <sub>CCI</sub>	V <sub>cco</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT ENABLE (ENx)	OUTPUT (OUTx)	COMMENTS
		Н	H or open	Н	Normal Operation:
	PU	L	H or open	L	A channel output assumes the logic state of its input.
PU		Open	H or open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO774x and <i>Low</i> for ISO774x with F suffix.
Х	PU	Х	L	Z	A low value of output enable causes the outputs to be high-impedance.
PD	PU	х	H or open	Default	Default mode: When $V_{\rm CCI}$ is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO774x and <i>Low</i> for ISO774x with F suffix. When $V_{\rm CCI}$ transitions from unpowered to powered-up, a channel output assumes the logic state of the input. When $V_{\rm CCI}$ transitions from powered-up to unpowered, channel output assumes the selected default state.
Х	PD	Х	Х	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(3)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input.

 <sup>(1)</sup> V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>; PU = Powered up (V<sub>CC</sub> ≥ 2.25 V); PD = Powered down (V<sub>CC</sub> ≤ 1.7 V); X = Irrelevant; H = High level; L = Low level; Z = High Impedance
 (2) A strongly driven input signal can weakly power the floating V<sub>CC</sub> through an internal protection diode and cause undetermined output.
 (3) The outputs are in undetermined state when 1.7 V < V<sub>CCI</sub>, V<sub>CCO</sub> < 2.25 V.</li>



#### 9.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 21. Device I/O Schematics



# 10 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

The ISO774x devices are high-performance, quad-channel digital isolators. These devices come with enable pins on each side which can be used to put the respective outputs in high impedance for multi master driving applications and reduce power consumption. The ISO774x devices use single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 10.2 Typical Application

Figure 22 shows the isolated serial peripheral interface (SPI).




Figure 22. Isolated SPI for an Analog Input Module With 16 Input



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

To design with these devices, use the parameters listed in Table 3.

**Table 3. Design Parameters** 

PARAMETER	VALUE
Supply voltage, $V_{CC1}$ and $V_{CC2}$	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 μF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 μF

#### 10.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO774x family of devices only require two external bypass capacitors to operate.





Figure 23. Typical ISO774x Circuit Hook-up

The DWW package provides wider creepage and clearance without the need for two isolators in series or an extra isolated power supply, saving design cost and board space. For more details, please refer to the technical document *How to Meet the Higher Isolation Creepage & Clearance Needs in Automotive Applications*.



#### 10.2.3 Application Curve

The following typical eye diagrams of the ISO774x family of devices indicates low jitter and wide open eye at the maximum data rate of 100 Mbps.



#### 10.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See Figure 27 for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

Figure 28 shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the insulation withstand capability of DW-16 package is 1500  $V_{RMS}$  with a lifetime of 135 years as illustrated in Figure 28. Similarly, the insulation withstand capability of DWW-16 package is 2000  $V_{RMS}$  with a corresponding lifetime of 34 years. DBQ-16 package at 400  $V_{RMS}$  working voltage has a much longer lifetime than both DW-16 and DWW-16 packages. Factors, such as package size, pollution degree, and material group can limit the working voltage of a component.






Figure 27. Test Setup for Insulation Lifetime Measurement




Figure 28. Insulation Lifetime Projection Data

# 11 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at the input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies data sheet or SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.

Submit Documentation Feedback

Copyright © 2016–2020, Texas Instruments Incorporated



## 12 Layout

### 12.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see Figure 29). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links
  usually have margin to tolerate discontinuities such as vias.

If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, refer to the Digital Isolator Design Guide.

#### 12.1.1 PCB Material

For digital circuit boards operating below 150 Mbps, (or rise and fall times higher than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit boards. This PCB is preferred over cheaper alternatives due to its lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and self-extinguishing flammability-characteristics.

#### 12.2 Layout Example




Figure 29. Layout Example Schematic



## 13 Device and Documentation Support

### 13.1 Documentation Support

#### 13.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs data sheet
- Texas Instruments, Digital Isolator Design Guide
- Texas Instruments, Isolation Glossary
- Texas Instruments, How to use isolation to improve ESD, EFT, and Surge immunity in industrial systems application report
- Texas Instruments, MSP430G2132 Mixed Signal Microcontroller data sheet
- Texas Instruments, REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference data sheet
- Texas Instruments, SN6501 Transformer Driver for Isolated Power Supplies data sheet
- Texas Instruments, SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet
- Texas Instruments, TLV707, TLV707P 200-mA, Low-IQ, Low-Noise, Low-Dropout Regulator for Portable Devices data sheet

#### 13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
ISO7740	Click here	Click here	Click here	Click here	Click here	
ISO7741	Click here	Click here	Click here	Click here	Click here	
ISO7742	Click here	Click here	Click here	Click here	Click here	

#### 13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 13.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### 13.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



### 13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2016–2020, Texas Instruments Incorporated





4-Mar-2020

### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7740DBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740	Samples
ISO7740DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740	Samples
ISO7740DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740	Samples
ISO7740DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740	Samples
ISO7740FDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740F	Samples
ISO7740FDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7740F	Samples
ISO7740FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740F	Samples
ISO7740FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7740F	Samples
ISO7741BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741B	Samples
ISO7741BDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741B	Samples
ISO7741DBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741	Samples
ISO7741DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741	Samples
ISO7741DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741	Samples
ISO7741DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741	Samples
ISO7741FBDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741FB	Samples
ISO7741FBDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741FB	Samples
ISO7741FDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741F	Samples





www.ti.com 4-Mar-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7741FDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7741F	Samples
ISO7741FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741F	Samples
ISO7741FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7741F	Samples
ISO7742DBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742	Samples
ISO7742DBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742	Samples
ISO7742DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742	Samples
ISO7742DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742	Samples
ISO7742FDBQ	ACTIVE	SSOP	DBQ	16	75	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742F	Samples
ISO7742FDBQR	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7742F	Samples
ISO7742FDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742F	Samples
ISO7742FDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7742F	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



# PACKAGE OPTION ADDENDUM

4-Mar-2020

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### OTHER QUALIFIED VERSIONS OF ISO7740, ISO7741, ISO7742:

Automotive: ISO7740-Q1, ISO7741-Q1, ISO7742-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Mar-2020


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7740DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7740FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7740FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741BDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FBDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7741FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7741FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7742FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7742FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Mar-2020



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7740DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7740FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7740FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741BDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741FBDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7741FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7741FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7742DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7742FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7742FDWR	SOIC	DW	16	2000	350.0	350.0	43.0

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



## NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated