# Anamoly & Malware Detection

**CS3500 COURSE PROJECT** 

**Team Members:** 

D Mani Kireeti CS18B014

Prashasth R B CS18B039

# **Project Goal:**

Designing a scheduler that can detect and handle malware & modify the Linux scheduler to detect anomalies in selected processes.

# **Contribution:**

Work was divided evenly among both the team members. Research, Coding, Ideas was everything pursued together.

# **Heuristics:**

For the problem of Anamaly Detection, we decided our main factor to differentiate anomalies from normal processes is Branch Miss Predictions. To keep it uniform throughout and maintain regularised values, we updated the main factor to (Branch Miss Predictions / Time Elapsed).

For obtaining Branch Miss Predictions, we are using Model Specific Registers (MSR's). With the introduction of the Pentium processor, Intel provided a pair of instructions (RDMSR and WRMSR) to access current and future "model-specific registers". Reading and writing to these registers is handled by the rdmsr and wrmsr instructions, respectively. As these are privileged instructions, they can be executed only by the operating system.




Figure 18-6. Layout of IA32\_PERFEVTSELx MSRs Supporting Architectural Performance Monitoring Version 3

The above figure represents a typical Model Specific Register. With different combinations of UMASK and Event Select values, different performance counters are achieved.

Table 18-1. UMask and Event Select Encodings for Pre-Defined Architectural Performance Events

5	Branch Instruction Retired	00H	C4H
6	Branch Misses Retired	00H	C5H

As our intended performance counter is Branch Prediction Misses, We set UMask to 00H (0), Event Select to C5H (197), Operating System mode to 1 and Enable events to 1.

Initially we need to enable the PMCO bit from IA32\_PERF\_GLOBAL\_CTRL MSR so that all the performance counter bits are enabled. Now, we configure IA32\_PERFEVTSELO as mentioned above. We update the Branch Miss Predictions in a free register (decimal address:193), using it as a counter.

We use rdmsr to read from the above counter register which then returns a integer. We maintain a field in task\_struct namely task\_br\_misp which is updated using the above returned integer. This is executed right after the process is executed. For Debugging purposes, we print the task->pid(pid of process) along with the tsk->task\_br\_misp(Branch Miss Predictions) to the kernel long, which can be obatined by "demsg" command in terminal.

We obtain the time elapsed of a process by using task structure properties tsk->se.sum\_exec\_runtime

We obtain the main factor by dividing the Branch Miss Predictions (task br misp) with time elapsed by process (tsk->se.sum exec runtime)

For Comparision purposes we check weather this factor is far greater than an average factor (This average factor is obtained by dividing the total branch miss predictions with total time elapsed until this process). If it is greater, we assume it to be a anamoly and we increase the static priority(tsk->static\_prio)

of that process by 1. By this we can asssure that an Anamoly's will keep increasing.

# **Change Log:**

Linux-5.4.82/kernel/sched/core.c

```
unsigned long long int total br misp = 0;
       55
              unsigned long long int total exec time = 0;
            static void sched notrace schedule(bool preempt)
   4091
   4092
                       long long int llo=0,lho=0;
   4093
                         next = pick next task(rq, prev, &rf);
    4142
                         clear tsk need resched(prev);
    4143
                         clear preempt_need_resched();
    4144
                         wrmsr(911,1,0);
    4145
                         llo |= 197;
    4146
                         | = (1 << 16);
    4147
                         | 1 | = (1 < < 21);
    4148
                         llo |= (1<<22);
    4149
                         wrmsr(390,llo,lho);
    4150
                         wrmsr(193,0,0);
    4151
4240 asmlinkage __visible void __sched schedule(void)
           long long int llo, lho;
           struct task_struct *tsk = current;
          rdmsr(193,llo,lho);
          tsk->task_br_misp += (llo + (lho << 32));
          total br misp+=tsk->task br misp;
           total_exec_time+=tsk->se.sum_exec_runtime-tsk->se.prev_sum_exec_runtime;
           if(total_exec_time != 0)
                if(tsk->task_br_misp/tsk->se.sum_exec_runtime >= 100 * (total_br_misp/total_exec_time))
4251
4252
                      if(tsk->static_prio <= 138)</pre>
4253
                      tsk->static_prio += 1;
                }
4255
           }
4256
           printk("Branch misses by %d is %d\n",tsk->pid,tsk->task_br_misp);
```

```
Linux-5.4.82/kernel/fork.c
```

# Linux-5.4.82/include/linux/sched.h

```
624 struct task_struct {
625 unsigned int task_br_misp;
```

# **References:**

- https://www.intel.in/content/www/in/en/architecture-andtechnology/64-ia-32-architectures-software-developer-systemprogramming-manual-325384.html (18th chapter)
- https://en.wikipedia.org/wiki/Model-specific register
- https://elixir.bootlin.com/linux/latest/source
- https://stackoverflow.com/
- <a href="https://man7.org/linux/man-pages/man2/perf">https://man7.org/linux/man-pages/man2/perf</a> event open.2.html

### Note:

Despite our best efforts, we were not able to compile the linux kernel in either of our laptops and desktop. We tried dual boot, virtual box, vmware player 16, vmware workstation pro on ubuntu 16.04,20.04 and kali linux, but nothing worked out. Finally, we were only able to compile the kernel without any errors.