{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":539995956,"defaultBranch":"mob","name":"mirror-repository","ownerLogin":"Tiny-C-Compiler","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2022-09-22T13:29:12.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/114160429?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1664089632.845685","currentOid":""},"activityList":{"items":[{"before":"0059d89c0fa3d4d10b30b59c3856c2c647a5b0a6","after":"7d1bbc80d4978c128b8ebead42485d7a79624dcd","ref":"refs/heads/mob","pushedAt":"2024-01-17T06:12:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Update for clang\n\nClang also removed K&R support so define IMPLICIT_INT.\nFix clang warning in lib/bt-log.c","shortMessageHtmlLink":"Update for clang"}},{"before":"bbe2e5a421e0bcc5f386302e5120e1de60f01407","after":"0059d89c0fa3d4d10b30b59c3856c2c647a5b0a6","ref":"refs/heads/mob","pushedAt":"2024-01-16T21:33:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Prepare for gcc 14\n\nGcc 14 reports -Wimplicit-int errors because old K&R is not supported\nany more.","shortMessageHtmlLink":"Prepare for gcc 14"}},{"before":"04365dd4c91f78361c7cf3169fe5fab3ccb9bfbf","after":"bbe2e5a421e0bcc5f386302e5120e1de60f01407","ref":"refs/heads/mob","pushedAt":"2024-01-16T07:08:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Allow declarations in case statement\n\nThis now works:\n\n case 1:\n    int z = 123;\n    break;","shortMessageHtmlLink":"Allow declarations in case statement"}},{"before":"6120656cbf6d772fd30a18d5ba950d39c99ba226","after":"04365dd4c91f78361c7cf3169fe5fab3ccb9bfbf","ref":"refs/heads/mob","pushedAt":"2024-01-12T21:18:57.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: fix assembly instruction with negative immediate offsets.\n\nThis fixes expressions like ld a0, s0, -24 that regressed in\nd87801bd50abb04be894628338164537d88654dc","shortMessageHtmlLink":"riscv64-asm.c: fix assembly instruction with negative immediate offsets."}},{"before":"2701dcfb0673d910014c120c4bbca56417714984","after":"6120656cbf6d772fd30a18d5ba950d39c99ba226","ref":"refs/heads/mob","pushedAt":"2024-01-08T10:39:34.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Rewrite gexpr a bit","shortMessageHtmlLink":"Rewrite gexpr a bit"}},{"before":"c13bbb5cb584b136195a3be2ae6a8aee649ffe7b","after":"2701dcfb0673d910014c120c4bbca56417714984","ref":"refs/heads/mob","pushedAt":"2024-01-07T06:47:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Add some relocations to riscv64-link.c\n\ndlltest failed on a riscv machine.","shortMessageHtmlLink":"Add some relocations to riscv64-link.c"}},{"before":"6379f2ee76ac8d95c413f78b56e31a560e14ac6e","after":"c13bbb5cb584b136195a3be2ae6a8aee649ffe7b","ref":"refs/heads/mob","pushedAt":"2024-01-06T07:07:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Add type promotion in comma expression and update testcase 94","shortMessageHtmlLink":"Add type promotion in comma expression and update testcase 94"}},{"before":"48798969c558975a78f6441c2f287483436e12d9","after":"6379f2ee76ac8d95c413f78b56e31a560e14ac6e","ref":"refs/heads/mob","pushedAt":"2023-12-29T08:11:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Preprocessor fix + new testcase","shortMessageHtmlLink":"Preprocessor fix + new testcase"}},{"before":"ada17a08ebc9efa7ac7851d70abc803f5aeb9821","after":"48798969c558975a78f6441c2f287483436e12d9","ref":"refs/heads/mob","pushedAt":"2023-12-16T11:33:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Update riscv64-asm prototypes","shortMessageHtmlLink":"Update riscv64-asm prototypes"}},{"before":"3b3c9412acb25bbdd7cefd61e7f628e99a0f7ada","after":"ada17a08ebc9efa7ac7851d70abc803f5aeb9821","ref":"refs/heads/mob","pushedAt":"2023-12-13T09:23:02.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: add support for calculating addresses of symbols\n\nadd some pseudoinstructions\nriscv64-tok.h: add pseudoinstructions from tables 25.{2,3}","shortMessageHtmlLink":"riscv64-asm.c: add support for calculating addresses of symbols"}},{"before":"279dbb94e24e04444d37e968f45bb4380f66b880","after":"3b3c9412acb25bbdd7cefd61e7f628e99a0f7ada","ref":"refs/heads/mob","pushedAt":"2023-12-09T13:33:04.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: implement Zicsr extension","shortMessageHtmlLink":"riscv64-asm.c: implement Zicsr extension"}},{"before":"275dfbea20849762bc9b50849d795bfe3fad97f5","after":"279dbb94e24e04444d37e968f45bb4380f66b880","ref":"refs/heads/mob","pushedAt":"2023-12-09T00:41:19.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: correct check for 12-bit immediate\n\nasm_emit_cj: correct check for offset size","shortMessageHtmlLink":"riscv64-asm.c: correct check for 12-bit immediate"}},{"before":"c71415b543e49ad42b9b6bbaf12a0202d75d129d","after":"275dfbea20849762bc9b50849d795bfe3fad97f5","ref":"refs/heads/mob","pushedAt":"2023-12-08T22:47:44.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: implement M extension","shortMessageHtmlLink":"riscv64-asm.c: implement M extension"}},{"before":"81a32ec305ee871d8129978bf3d57bc108bec46b","after":"c71415b543e49ad42b9b6bbaf12a0202d75d129d","ref":"refs/heads/mob","pushedAt":"2023-12-08T16:11:51.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64 elf flags should be configurable","shortMessageHtmlLink":"riscv64 elf flags should be configurable"}},{"before":"0655fd9637dbb764f6904041bf3b1b210698e09c","after":"81a32ec305ee871d8129978bf3d57bc108bec46b","ref":"refs/heads/mob","pushedAt":"2023-12-02T16:10:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: asm_emit_j: correct check of immediate","shortMessageHtmlLink":"riscv64-asm.c: asm_emit_j: correct check of immediate"}},{"before":"70328621f14b4fae8d0715c7c6bbef61a5238d85","after":"0655fd9637dbb764f6904041bf3b1b210698e09c","ref":"refs/heads/mob","pushedAt":"2023-11-27T19:33:17.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"configure: enable codesign by default on macOS.\n\nIt is useful for the default configuration to just\nwork out of the box and pass tests instead of crashing\nin unexplained ways.","shortMessageHtmlLink":"configure: enable codesign by default on macOS."}},{"before":"fb164e0ab48b64fe32ffd56a896ccff6ab6c9549","after":"70328621f14b4fae8d0715c7c6bbef61a5238d85","ref":"refs/heads/mob","pushedAt":"2023-11-27T08:29:45.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: added asm_emit_j (J-type), changed jal to J-type\n\nadditionally added a comment about B-type instruction format","shortMessageHtmlLink":"riscv64-asm.c: added asm_emit_j (J-type), changed jal to J-type"}},{"before":"b214fb6ed3897bf364d512b59f7f43fce6540de9","after":"fb164e0ab48b64fe32ffd56a896ccff6ab6c9549","ref":"refs/heads/mob","pushedAt":"2023-11-26T14:55:10.000Z","pushType":"push","commitsCount":21,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Error out for incomplete type initialisation","shortMessageHtmlLink":"Error out for incomplete type initialisation"}},{"before":"3d128041c3de5132b4d13175e9716de2518fa965","after":"b214fb6ed3897bf364d512b59f7f43fce6540de9","ref":"refs/heads/mob","pushedAt":"2023-10-04T05:24:51.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Produce better error message on malformed while loop\n\necho \"void bugged() { do {} }\" | tcc -run -\nnow produces the sensible:  -:1: error: 'while' expected (got \"}\")\n\nI believe (but am far from sure) that the additional use of &tokc is ok.","shortMessageHtmlLink":"Produce better error message on malformed while loop"}},{"before":"7f39b4f5739a44069bd738c34ac1087e5fcfce38","after":"3d128041c3de5132b4d13175e9716de2518fa965","ref":"refs/heads/mob","pushedAt":"2023-09-17T10:33:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"include/tccdefs: Add function renaming with __REDIRECT_NTHNL (0.9.28rc testing)\n\nFixes a compilation break in \"glob.h\"\nDetected during tcc 0.9.28rc testing.\nAffected project: https://github.com/craigbarnes/dte\n\n--\nRegards ... Detlef","shortMessageHtmlLink":"include/tccdefs: Add function renaming with __REDIRECT_NTHNL (0.9.28r…"}},{"before":"31206a5bb8a7cb8d67b3da9a541f910e4e57685a","after":"7f39b4f5739a44069bd738c34ac1087e5fcfce38","ref":"refs/heads/mob","pushedAt":"2023-09-10T09:33:20.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Fix typo in atomic_compare_exchange_weak()","shortMessageHtmlLink":"Fix typo in atomic_compare_exchange_weak()"}},{"before":"086870addd9599ef74bed8e81ebb353da7836709","after":"31206a5bb8a7cb8d67b3da9a541f910e4e57685a","ref":"refs/heads/mob","pushedAt":"2023-09-07T18:26:24.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Fix tests/tests2/Makefile for win32","shortMessageHtmlLink":"Fix tests/tests2/Makefile for win32"}},{"before":"ff2a372a9af5a7eb16548940f779a24c20767d4f","after":"086870addd9599ef74bed8e81ebb353da7836709","ref":"refs/heads/mob","pushedAt":"2023-09-06T21:18:41.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"configury update & bump VERSION to 0.9.28rc\n\nconfigure:\n- option --targetos=... for cross build\n- cleanup\n\nwin32/build-tcc.bat:\n- option -b <bindir>\n- make 'libtcc1.a' and cross-prefix-libtcc1.a\n  (same convention as with makefile)\n\nMakefile:\n- streamline tcov-tests, help, etc.\n\nworkflow/build.xml: simplify\n- using \"windows-2019\" runner (instead of windows-latest)\n  because its msys seems more complete and has no problems\n  with the 96_nodata_wanted.test either.\n\nChangelog,TODO,USES,tcc-doc.texi: update","shortMessageHtmlLink":"configury update &amp; bump VERSION to 0.9.28rc"}},{"before":"b50a0bdf311a32ffe68e888069a4cf014be053bb","after":"ff2a372a9af5a7eb16548940f779a24c20767d4f","ref":"refs/heads/mob","pushedAt":"2023-08-31T09:33:22.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Add tcov support in Makefile\n\nThe following targets are added:\ntestc / testc2.all / testc2.37 / testc2.37+ / testc2.37-\ntestcpp.all / make testcpp.17\nThis allows to check that the testcase(s) test the code modified.\nSee Makefile tests/pp/Makefile tests/tests2/Makefile\n\nlib/tcov.c: Fix while loops with fgets.\n\ntcc.h: Fix tcc_p compilation with latest gcc\n\ntests/tests2/22_floating_point.*: Better test floating point","shortMessageHtmlLink":"Add tcov support in Makefile"}},{"before":"598134fff6a1c85bd048ab307ff91cd24dcfbafd","after":"b50a0bdf311a32ffe68e888069a4cf014be053bb","ref":"refs/heads/mob","pushedAt":"2023-08-30T14:48:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Add bound checking for test 132","shortMessageHtmlLink":"Add bound checking for test 132"}},{"before":"d1c107738b0f85c80cbe7cb859cb8ade6bd1ce16","after":"598134fff6a1c85bd048ab307ff91cd24dcfbafd","ref":"refs/heads/mob","pushedAt":"2023-08-30T14:24:47.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Undo part of incr_offset patch.\n\nThe incr_offset offset code was not working with bounds checking.\nSo I reverted part of tccgen.c.\nSee new test code 132.\n\nAlso added some debugging code that prints location of\nbounds checking calls. Needed this to find the problem.\nSee lib/bcheck.c, lib/bt-dll.c, lib/bt-exe.c, lib/bt-log.c, tccrun.c","shortMessageHtmlLink":"Undo part of incr_offset patch."}},{"before":"e70fec871b9eae3295620d8e32ac6d4d93f1a954","after":"d1c107738b0f85c80cbe7cb859cb8ade6bd1ce16","ref":"refs/heads/mob","pushedAt":"2023-08-11T08:24:56.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-asm.c: add jal/jalr\n\nthis implements the base instructions, not the pseudoinstructions\n\nexamples\n jal ra, 0\n jalr x0, ra, 0","shortMessageHtmlLink":"riscv64-asm.c: add jal/jalr"}},{"before":"c29420ab0de92cefc95388e23506cf8dd8c5348d","after":"e70fec871b9eae3295620d8e32ac6d4d93f1a954","ref":"refs/heads/mob","pushedAt":"2023-08-10T12:51:23.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"riscv64-tok.h: update with more instructions from the spec\n\ndefined tokens for C, M, Ziscr extensions.\n\nseparate the base RV32 instructions from the RV64, for potential future\nre-use in a RV32-only assembler, from which the RV64-tok can #include\n\nscall, sbreak have been renamed (page 7 of spec),\nnecessitating some renaming in riscv64-asm.c\n\nriscv-spec-20191213.pdf was used,\nin which the \"V\" extension is not yet ratified.\navailable under https://riscv.org/technical/specifications/\n\nTables 16.5–16.7 do not list any \"scall\"\nneither does the privileged spec\n\n3 additional tokens not present in the tables were removed\n\nnote that this riscv64-asm.c still contains defects, which will\nbe addressed in another commit","shortMessageHtmlLink":"riscv64-tok.h: update with more instructions from the spec"}},{"before":"583c3b47466b80de9fe8a6b9ac4e6c4709187284","after":"c29420ab0de92cefc95388e23506cf8dd8c5348d","ref":"refs/heads/mob","pushedAt":"2023-08-04T09:47:57.000Z","pushType":"push","commitsCount":9,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"tccgen: update \"Fix invalid load generated by gfunc_return()\"\n\ntccgen.c:\n- new function incr_offset(int) to increment a lvalue\n- use it in gv/vstore to load/store from/to two-word types\n- use it to advance the pointer to struct fields\n- use it to load/store structs passed in registers\n- structs: always assume that reg-classes of registers are 2^n\n- adjust stack space when regsize > sizeof the_struct\n\nx86_64-gen.c:\n- return regsize=16 for VT_QLONG/QFLOAT\n\ni386-gen.c:\n- pass structs of size(8) as two VT_INT rather than one VT_LLONG\n  (both should work now)\n\nfixes a82aff333774f3bd38841d3c167f1add8c473c1c\nfixes fd6d2180c5c801bb0b4c5dde27d61503059fc97d (slightly)","shortMessageHtmlLink":"tccgen: update \"Fix invalid load generated by gfunc_return()\""}},{"before":"da3a763e977a84edf43c5ca101deae768ae8480d","after":"583c3b47466b80de9fe8a6b9ac4e6c4709187284","ref":"refs/heads/mob","pushedAt":"2023-05-30T01:02:14.474Z","pushType":"push","commitsCount":1,"pusher":{"login":"BoQsc","name":"Feldwor","path":"/BoQsc","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/21064622?s=80&v=4"},"commit":{"message":"Update to previous patch (remove the strcpy.)","shortMessageHtmlLink":"Update to previous patch (remove the strcpy.)"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAD4bCieAA","startCursor":null,"endCursor":null}},"title":"Activity · Tiny-C-Compiler/mirror-repository"}