# TOSHIBA MOS MEMORY PRODUCTS

# TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

#### DESCRIPTION

The TMM2018AP is a 16,384 bits high speed and low power static random access memory organized as 2,048 words by 8 bits and operates from a single 5V supply.

Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 25ns/35ns/45ns and maximum operating current of 150mA/135mA. When CS goes high, the device is deselected and placed in a low power standby mode in which maximum standby current is 20mA.

Thus the TMM2018AP is most suitable for use in cache memory and high speed storage. The TMM2018AP is offered in a 24 pin standard plastic package with 0.3 inch width for high density assembly.

The TNM2018AP is fabricated with ion implanted N channel silicon gate MOS technology for high performance and high reliability.

#### FEATURES

- · Fast access time
  - t<sub>ACC</sub>=25ns: TMM2018AP-25 t<sub>ACC</sub>=35ns: TMM2018AP-35
  - t<sub>ACC</sub>=45ns: TMM2018AP-45
- Low power dissipation I<sub>CC</sub>=150mA: TMM2018AP-25
  - I<sub>CC</sub>=135mA: TMM2018AP-35
  - ICC=135mA: TMM2018AP-45
  - ISB=20mA

- Single 5V power supply
- · Fully static operation
- · All inputs and outputs: Directly TTL compatible
- · Power down feature: CS=VIH
- · Output buffer control: OE
- · Three state outputs
- Inputs protected: All inputs protection against static charge.
- Package: 24 pin standard plastic package, 0.3 inch width.


#### PIN CONNECTION

A7 C A6 C A5 C A4 C A3 C A1 C A0 C 1/01 C		(TOP VIEW)	24 VCC 23 A8 22 A9 21 WE 20 OE 19 A10 18 OS 17 1 1/08 16 1/07 15 1/06
	10 11	5 	

#### PIN NAMES

A0 ~ A10	Address Inputs
I/01 ~ I/08	Data Input/Output
CS	Chip Select Input
WE	Write Enable Input
ŌĒ	Output Enable Input
v <sub>cc</sub>	Power (+5V)
GND	Ground

#### BLOCK DIAGRAM



# TMM2018AP-25, TMM2018AF-35, TMM2018AP-45

#### MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
v <sub>cc</sub>	Power Supply Voltage	-3.5 ∿7.0	v
VIN	Input Voltage	-3.5 ∿7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-3.5 ∿7.0	V
Topr	Operating Temperature	0 ∿ 70	°C
<sup>T</sup> stg	Storage Temperature	-55 ∿ 150	°C
<sup>T</sup> solder	Soldering Temperature • Time	260 • 10	°C•sec
PD	Power Dissipation	0.9	W
IOUT	D.C. Output Current	20	mA

#### D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.0	-	V <sub>CC</sub> +1.0	
VIL	Input Low Voltage	-3.0*	_	0.8	ν
v <sub>cc</sub>	Power Supply Voltage	4.5	5.0	5.5	

<sup>\*</sup> Pulse Width: 10ns, DC: -0.5V (MIN.)

### D.C. CHARACTERISTICS (Ta=0 $\sim$ 70°C, V<sub>CC=5</sub>V±10%)

SYMBOL	PARAMETER	CONDITIONS		MIN.	MAX.	UNIT
IIL	Input Current	V <sub>IN</sub> =0 ~ V <sub>CC</sub>		-	±1.0	υA
v <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> =-4.0mA		2.4		v
VOL	Output Low Voltage	I <sub>OL</sub> =8.0mA			0.4	v
ILO	Output Leakage Current	V <sub>OUT</sub> =0 ~ V <sub>CC</sub> , Č	_	±1.0	μA	
		CS=V <sub>IL</sub>	-25	-	150	
Icc	Operating Current		-35	_	135	mA
			-45	-	135	
ISB	Standby Current	CS=V <sub>1H</sub>		-	20	
ISBP	Peak Power-on Current	CS=V <sub>CC</sub> , V <sub>CC</sub> =0	-	40	mA	

#### CAPACITANCE\* (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> =0V	5	_
COUT	Output Capacitance	V <sub>OUT</sub> =0V	10	pF

 $<sup>\</sup>star$  Note: This parameter is periodically sampled and is not 100% tested.

# TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

## A.C. CHARACTERISTICS (Ta=0 $\sim$ 70°C, $V_{CC}$ =5V±10%)

Read Cycle

read of			TMM2018AP-25 TMM2018AP-		8AP-35	AP-35 TMM2018AP-45		UNIT
SYMBOL			MAX.	MIN.	MAX.	MIN.	MAX.	0.1.2
t <sub>RC</sub>	Read Cycle Time	25	-	35	_	45	-	· '
tACC	Address Access Time	-	25		35		45	
tco	Chip Select Access Time	-	25		35		45	1
toE	Output Enable to Output Valid	-	15		20		20	ļ
tCLZ	Chip Selection to Output in Low-Z	0	-	0		0		
t <sub>CHZ</sub>	Chip Deselection to Output in High-Z	-	15		20	-	20	ns
toLZ	Output Enable to Output in Low-Z	0	-	0		0		1
toHZ	Output Disable to Output in High-Z	-	12		15	<u> </u>	15	1
t <sub>OH</sub>	Output Data Hold Time	5		5		5		
t <sub>PU</sub>	Chip Selection to Power Up Time	0	- <u>-</u>	0		0		_
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	20	-	30		30	

Write Cycle

		TMM2018AP-25 TM		TMM2018AP-35		TMM2018AP-45		UNIT
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	0.11
t <sub>WC</sub>	Write Cycle Time	25	_	35	-	45		
tCW	Chip Selection to End of Write	20	-	30		40		
tAS	Address Set Up Time	0	_	0		0		1
twp	Write Pulse Width	20		30		35		ns
twR	Write Recovery Time	0	<u> </u>	0	-	0		-
tWLZ	WE to Output in Low-Z	0		0		0	<u> </u>	4
tWHZ	WE to Output in High-Z		12		15		15	4
tDS	Data Set Up Time	12		15		20	<del>  -</del>	-
t <sub>DH</sub>	Data Hold Time	0		0		0		1

#### A.C. TEST CONDITIONS

Input Pulse Levels	3.0V/0.0V
Input Rise and Fall Times	5ns
Input and Output Timing Reference Levels	2.00/0.80
Output Load	See Fig.l





Fig.1 OUTPUT LOAD


# TMM2018AP-25, TMM2018AP-35, TMM2018AP-45

TIMING WAVEFORMS


READ CYCLE 1. (WE=VIH, CS=VIL)



READ CYCLE 2.  $(\overline{WE}=V_{IH}, \overline{OE}=V_{IL})$ 




#### WRITE CYCLE 1.



# TMM2018AP-25, TMM2018AP-35, TMM2018AP-45


#### WRITE CYCLE 2.



- Note: 1. In read cycle 2, all addresses are valid prior to or coincident with  $\overline{\text{CS}}$  transition low.
  - 2. The operating temperature (Ta) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

### TMM2018AP-25, TMM2018AP-85, TMM2018AP-45

#### OUTLINE DRAWINGS



Note: Each lead pitch is 2.54mm.

All leads are located within 0.25mm of their longitudinal position with respect to No.1 and No.24 leads.