T-46-13-15

262144-word × 16-bit/524288-word × 8-bit CMOS MASK Programmable Read Only Memory


The HN62414, HN62434 is a 4-Mbit CMOS mask-programmable ROM organized either as 262144 words by 16 bits or as 524288 words by 8 bits. Realizing low power consumption, this memory is allowed for battery operation.

Features

- Single +5 V power supply
- Wired OR is permitted for the output in three status.
- TTL compatible
- Maximum access time : 120/150/170/200 ns
 - (max)
- Low power consumption: 100 mW (typ) active
 - 5 μW (typ) standby
- Byte-wide or word-wide data organization with BHF


HITACHI/ LOGIC/ARRAYS/MEM

Block Diagram



HITACHI/ LOGIC/ARRAYS/MEM HN62414, HN62434 Series Pin Arrangement • HN62414P, HN62434P HN62414F, HN62434F A17 🗆 40 A8 48 🔲 NC NC [A7 [2 39 🗆 A9 A17[47 🗆 A8 A6 🗀 3 38 🗆 A10 A7 🗀 3 46 🗆 A9 37 A11 A5 🗆 4 45 A10 A6 🗀 4 **44** 5 36 A12 44 A11 A5 [5 **A3** [6 35 🗆 A13 43 A A 12 A4 [6 34 🗆 A14 A2 [7 A3 🗆 42 A13 7 33 🗆 A15 A1 41 A14 A2 🗌 8 A0 [32 🗆 A16 A1 🛛 9 40 A15 31 BHE 39 A16 CE 🗆 10 A0 🔲 10 30 □ v,, 11 NC 11 38 🗆 NC 37 NC 36 NC ᅋ 12 29 D15/A-1 NC 🗆 12 28 | D7 27 | D14 D0 [13 NC 🔲 13 D8 14 **CE** □ 14 35 🗆 BHE 34 🗆 Vss D1 🗆 15 26 D D6 V55 ☐ 15 25 D13 24 D5 D9 16 ŌE ☐ 16 33 D15/A-1 D2 🔲 17 D0 🗆 17 32 D D7 D10 18 23 D D12 D8 🗆 18 31 D14 D3 🔲 19 22 D D4 D1 🗖 19 30 D D6 D11 🗆 21 Vcc 20 D9 🗆 20 29 D D13 D2 21 D10 22 28 🗆 05 27 012 (Top View) D3 🗆 23 26 D D4 D11 24 25 🔲 V_{CC} HN62414FP, HN62434FP, HN62414TFP, HN62434TFP (Top View) 11-12-13 pin and 36-37-38 pin are connected to inner lead frame. A3 🗆 33 🗆 A13 A2 🗀 2 32 A 14 A1 🗀 3 31 🗖 A15 A0 [30 🗖 A16 ᅋ 29 RHF NC 🗆 6 28 🗌 NC vss 🗆 27 D V55 OE [8 26 D15/A-1 D0 [9 25 🗆 07 D8 🗌 10 24 D14 D1 🗆 11 23 D D6

(Top View)



HITACHI/ LOGIC/ARRAYS/MEM

Ordering Information

Type No.	Access time	Package			
HN62434P-12/-15/HN62414P-17/-20	120/150/170/200 ns	600 mil 40-pin plastic DIP (DP-40)			
HN62434FP-12/-15/HN62414FP-17/-20	120/150/170/200 ns	44-pin plastic QFP (FP-44A)			
HN62434F-12/-15/HN62414F-17/-20	120/150/170/200 ns	48-pin plastic SOP (FP-48DA)			
HN62434TT-12/-15/HN62414TT-17/-20	120/150/170/200 ns	44-pin plastic TSOP-II (TTP-44D)			
HN62434FA-12/-15/HN62414FA-17/-20	120/150/170/200 ns	40-pin plastic SOP (FP-40D)			
HN62434TFP-12/-15/HN62414TFP-17/-20	120/150/170/200 ns	44-pin plastic TQFP (TFP-44)			

Absolute Maximum Ratings

Item	Symbol	Value	Unit	Notes		
Supply voltage	V _{CC}	-0.3 to +7.0	٧	1		
All input and output voltage	V _T	-0.3 to V _{CC} + 0.3	٧	1		
Operating temperature range	Topr	0 to + 70	°C			
Storage temperature range	Tstg	-55 to +125	°C			
Temperature under bias	Tbias	-20 to +85	°C			

Note: 1. With respect to VSS.

Recommended Operating Conditions $(V_{SS} = 0 \text{ V}, Ta = 0 \text{ to } +70^{\circ}\text{C})$

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	v _{cc}	4.5	5.0	5.5	V
Input voltage	V _{IH}	2.2		V _{CC} + 0.3	V
	V _{IL}	-0.3	_	0.8	V

61E D 📟 4496203 0022332 425 🞟 HIT2

HITACHI/ LOGIC/ARRAYS/MEM

HN62414, HN62434 Series

DC Electrical Characteristics	$(V_{GG} = 5 V + 10\%)$	$V_{GG} = 0 \text{ V Ta} = 0 \text{ to } +70^{\circ}\text{C}$	
DC Electrical Characteristics	(* C C - 3 * ± 10 /0.	γ , $\gamma \in \mathbb{C} - 0$ γ , $1a - 0$ 10 170 10	

Item		Symbol	Min	Max	Unit	Test conditions
Supply current	Active	lcc	_	50	mA	V_{CC} = 5.5 V, I_{DOUT} = 0 mA, t_{RC} = min
	Standby	I _{SB}	_	30	μΑ	V _{CC} = 5.5V, CE ≥ V _{CC} - 0.2 V
Input leakage current		H	_	10	μΑ	Vin = 0 to V _{CC}
Output leakage current		[l _{OL}]	_	10	μА	CE = 2.2 V, Vout = 0 to V _{CC}
Output voltage		V _{OH}	2.4	_	٧	I _{OH} = -205 μA
		V _{OL}	_	0.4	٧	i _{OL} = 1.6 mA

Capacitance (V_{CC} = 5 V \pm 10%, V_{SS} = 0 V, Ta = 25°C, V_{IN} = 0 V, f = 1 MHz)

Item	Symbol	Min	Max	Unit
Input capacitance	C _{IN}		15	pF
Output capacitance	C _{OUT}		15	pF

Note: This parameter is sampled and not 100% tested.

HITACHI/ LOGIC/ARRAYS/MEM

AC Electrical Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $Ta = 0 \text{ to } +70^{\circ}\text{C}$)

• Output load: 1 TTL gate + CL = 100 pF (including jig capacitance)

• Input pulse level: 0.8 to 2.4 V

Input and output timing reference level: 1.5 V

· Input rise and fall time: 10 ns


•	Symbol	HN62434-12		HN62434-15		HN62414-17		HN62414-20		
Item		Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	^t RC	120		150	_	170	_	200		ns
Address access time	t _{AA}		120	_	150	_	170	_	200	ns
CE access time	t _{ACE}	_	120	_	150		170	_	200	ns
OE access time	t _{OE}	-	60	_	70	_	70		100	ns
BHE access time	t _{BHE}	_	120	_	150	_	170		200	ns
Output hold time from address change	^t DHA	0	_	0	_	0		0	_	ns
Output hold time from CE	^t DHC	0	_	0	_	0	_	0	_	ns
Output hold time from OE	^t DHO	0	_	0		0	_	0	_	ns
Output hold time from BHE	^t DHB	0	_	0		0		0	_	ns
CE to output in high Z	t _{CHZ} *1		60	_	70	_	70		70	ns
OE to output in high Z	toHZ*1	<u>.</u>	60	-	70	_	70	_	70	ns
BHE to output in high Z	t _{BHZ} *1		60	_	70		70	_	70	ns
CE to output in low Z	t _{CLZ}	5	_	10	_	10		10	_	ns
OE to output in low Z	toLZ	5	_	10	_	10		10	_	ns
BHE to output in low Z	t _{BLZ}	5	_	10		10	_	10	_	ns

Note: 1. t_{CHZ} t_{OHZ} and t_{BHZ} are defined as the time at which the output achieves the open circut conditions and are not referred to output voltage levels.

HITACHI/ LOGIC/ARRAYS/MEM -

HN62414, HN62434 Series

Timing Diagram



HITACHI/ LOGIC/ARRAYS/MEM

