



M5M27C100JK -12,-15,-2

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M27C100K, JK is a high-speed 1048576bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C100K, JK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in DIP/CLCC with a transparent lid.

FEATURES

- 131072 word x 8 bit organization
- Access time M5M27C100K-12, JK-12 . . 120ns (max.) M5M27C100K-15, JK-15 . . 150ns (max.) M5M27C100K-2, JK-2 200ns (max.) M5M27C100K 250ns (max.)
- Two line control OE, CE
- Low power current (I_{CC}): Active 50mA (max.) Stand by 1mA (max.)
- Single 5V power supply
- Programming voltage . .
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Pin compatible with 1Mbit MASK ROM (DIP)
- Byte programming algorithm
- · Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment

FUNCTION

Read

Set the CE and OE terminals to the read mode (low level). Low level input to CE and OE and address signals to the address inputs $(A_0 \sim A_{16})$ make the data contents of the designated address location available at the data input/output $(D_0 \sim D_7)$. When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the CE signal is high, the device is in the standby mode or power-down mode.

Programming

(Byte programming algorithm)

The M5M27C100K, JK enters the byte programming mode when 12.5V is supplied to the V_{PP} power supply input, CE is at low level and \overline{OE} is at high level. A location is designated by address signals $(A_0 \sim A_{16})$, and the data to be programmed must be applied at 8-bits in parallel to the data inputs $(D_0 \sim D_7)$. In this state, byte programming is completed when PGM is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C100K, JK allows 4 bytes of data to be simultaneously programmed. The

PIN CONFIGURATION (TOP VIEW) (5V, 12.5V) Vpp VCC (5V, 6V) ← PGM PROGRAM OUTPUT ENABLE OE → 2 31 3 A15-30 NC A12-4 29 -- A14 $A_7 \rightarrow$ 28 ← A₁₃ **ADDRESS** 27 +- A₈ ADDRESS M5M27C100H 26 25 7 ← Ag A₅ INPUTS -A11 9 24 ← A16 Аз 23 ← A10 A۶ 22 ← CE 11 CHIP ENABLE 21 → D7 20 ↔ D₆ 13 DATA INPUTS DATA 19 ↔ Ds Di · OUTPUTS 1 OUTPUTS D2 4 18 ↔ Da 17 ↔D3 (OV)GND Outline 32K4 (DIP: K) 28 A 13 [27] A8 26 A9 M5M27C100JK [25]] A 11 24 A 16 23 A 10 [22] CE 21 D7 Outline 32K0 (CLCC: JK) NC NO CONNECTION


destination addresses for a page programming operation must reside on the same page; that is, A_2 through A_{16} must not change. At first, the M5M27C100K, JK enters the page data latch mode when VPP = 12.5V, CE = "H", OE = "L" and PGM = "H". The four locations in same page are designated by address signals (A₀, A₁ change), and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs ($D_0 \sim D_2$). In this state, the data (4-bytes) latch is completed. Then the M5M27C100K, JK enters the page programming mode when \overline{OE} = "H". In this state, page (4 bytes) programming is completed when PGM = "L".



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.



MODE SELECTION

Pins Mode	ĈE (22)	ŌE (2)	PGM (31)	V _{PP} (1)	V _{CC} (32)	Data 1/0 (13~15, 17~21)
Read	VIL	VIL	X*	5∨	5 V	Data out
Output disable	VIL	ViH	X*	5∨	5∨	Floating
Standby (Power down)	V _{IH}	X*	X*	5∨	5∨	Floating
Byte program	VIL	ViH	VIL	12.5∨	6∨	Data in
Program verify	VIL	VIL	V _{IH}	12.5V	6∨	Data out
Page data latch	ViH	VIL	ViH	12.5V	6 V	Data in
Page program	ViH	VIH	VIL	12.5V	6∨	Floating
	VIL	VIL	VIL	12.5V	6∨	
	V _{IL}	ViH	ViH	12.5V	6∨	Floating
Program inhibit	VIH	VIL	VIL	12.5V	6∨	l
	ViH	VIH	ViH	12.5V	6 V	

 $[\]bigstar$: X -can be either V_{IL} or V_{IH}

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Condtions	Ratings	Unit
V ₁₁	All input or output voltage except Vpp A ₉		-0.6-7	V
V _{I2}	V _{PP} supply voltage	With respect to Ground	-0.6~14.0	V
V ₁₃	A _g supply voltage		-0.6~13.5	V
Topr	Operating temperature		-10~80	,c
Tstg	Storage temperature		-65~125	·c

Note 1. Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C , V_{CC} = 5V ±5%, V_{PP} = V_{CC}, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
Symbol	rarameter	rest conditions	Min	Тур	Max	Unit	
T _{L1}	Input load current	V _{IN} = 0 ~ V _{CC}			10	μА	
ILO	Output leakage current	$V_{OUT} = 0 - V_{CC}$			10	μА	
1 _{PP1}	Vpp current read	Vpp=5.5V		1	100	μА	
Isai	V	CE = VIH			1	mA	
SB2	V _{CC} current standby	CE = V _{CC}		1	100	μА	
log1	V	$\overline{CE} = \overline{OE} = V_{1L}$			50	mA	
I _{CC2}	V _{CC} current Active	f=6.7MHz, I _{OUT} =0mA			50	mΑ	
VIL	Input low voltage		-0.1		0.8	V	
VIH	Input high voltage		2.0		V _{CC} +1	V	
V _{OL}	Output low voltage	IOL = 2.1mA			0.45	V	
VoH	Output high voltage	I _{OH} = 400μ A	2.4			V	


Note 2: Typical values are at T_a = 25°C and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C , V_{CC} = 5V ± 5%, V_{PP} = V_{CC} , unless otherwise noted)

		•	Limits								
Symbol	Parameter	Test conditions	M5M27C100K-12 M5M27C100JK-12		M5M27C100K-15 M5M27C100JK-15		M5M27C100K-2 M5M27C100JK-2		M5M27C100K		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
ta (AD)	Address to output delay	CE = OE = VIL		120		150		200		250	ns
ta(CE)	ČE to output delay	OE=VIL		120		150		200		250	ns
ta(OE)	Output enable to output delay	CE=VIL		60	-	60		75		100	ns
t _{DF}	Output enable high to output float	CE = VIL	0	50	0	50	0	60	0	60	ns
t on	Output hold from CE, OE or Addresses		0		0		0		0		ns


Note 3 V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}

AC WAVEFORMS



Test conditions for A.C. characteristics Input voltage $|V_{IL}| = 0.45V$, $|V_{IH}| = 2.4V$ Input rise and fall times ≤ 20 ns Reference voltage at timing measurement. Input, Output "L" = 0.8V, "H" = 2V.

Output load: 1TTL gate + CL (100pF)



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CAPACITANCE

Symbol	Peremeter	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min	Тур	Max	Unit
CIN	Input capacitance (Address, CE, OE, PGM)	Ta=25°C, f=1MHz, V _I =V _O =0V			10	pF
Cout	Output capacitance	18-25C, 1= IMM2, V = V0=0V			15	ρF

PROGRAM OPERATION

BYTE PROGRAMMING ALGORITHM

First set V_{CC} = 6V, V_{PP} = 12.5V and then set an address to first address to be programmed. After applying 0.2 ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also

maintains its total number of 0.2 ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ±5°C, V_{CC} = 6V ± 0.25V, V_{PP} = 12.5V ± 0.3V, unless otherwise noted)

6 1 1		Test conditions		Limits			
Symbol	Parameter	Test conditions	Min	Тур	Max	Unit	
ارر	Input current	V _{IN} = 0 - V _{CC}			10	μА	
VoL	Output low voltage	1 _{OL} = 2.1mA			0.45	V	
VoH	Output high voltage	$I_{OH} = -400 \mu A$	2.4			٧	
VIL	Input low voltage		-0.1		0.8	V	
VIH	Input high voltage		2.0	-	Vcc	٧	
1cc	V _{CC} supply current				50	mA	
Ipp	V _{PP} supply current	CE = PGM = VIL			50	mΑ	


AC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5 °C, $V_{CC} = 6V \pm 0.25V$, $V_{PP} = 12.5V \pm 0.3V$, unless otherwise noted)

C	Parameter	Test conditions	- 1	Limits			
Symbol	rarameter	lest conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μЗ	
t _{OES}	OE set up time		2			μS	
t _{DS}	Data setup time		2			μS	
t AH	Address hold time		0			μS	
t _{DH}	Data hold time		2			μЗ	
t DEP	Chip enable to output float delay		0		130	ns	
t _{vcs}	V _{CC} setup time	·	2			μS	
t _{VPS}	V _{PP} setup time		2			μs	
t pw	PGM initial program pulse width		0.19	0.2	0.21	ms	
t _{OPW}	PGM over program pulse width		0.19		5.25	ms	
t CES	ČE setup time		2			μЗ	
t oe	Data valid from OE				150	ns	

Note 4 V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}


1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

AC WAVEFORMS



BYTE PROGRAMMING ALGORITHM FLOW CHART

Test conditions for A.C. characteristics Input voltage. V_{II,t} = 0.45V, V_{IH} = 2.4V Input rise and fall times. \leq 20ns. Reference voltage at timing measurement. Input, Output



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set V_{CC} = 6V, V_{PP} = 12.5V and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2 ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2 ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (T_{a} =25 ±5°C, V_{CC} =6V ±0.25V, V_{PP} =12.5V ±0.3V, unless otherwise noted)

		Test conditions		Limits			
Symbol	Parameter	l est conditions	Min	Тур	Max	Unit	
I _{LI}	Input current	V _{IN} =0~V _{CC}			10	μА	
VoL	Output low voltage	I _{OL} = 2,1mA			0.45	v	
VoH	Output high voltage	I _{OH} = -400 μ A	2.4			V	
VIL	Input low voltage		-0.1		0.8	V	
ViH	Input high voltage		2.0		Vcc	V	
¹cc	V _{CC} supply current				50	mA	
Ipp	V _{PP} supply current	PGM = VIL			100	mA	


AC ELECTRICAL CHARACTERISTICS (Ta = 25±5°C, V_{CC} = 6V±0.25V, V_{PP} = 12.5V±0.3V, unless otherwise noted)

Cb l	Parameter	Test conditions		Limits			
Symbol	Parameter	rest conditions	Min Typ		Max	Unit	
t AS	Address setup time		2			μS	
t _{OES}	ŌE setup time		2			μS	
t _{DS}	Data setup time		2			μS	
t _{AH}	Address hold time		0			μS	
t AHL	Address note time		2			μЗ	
t _{DH}	Data hold time		2			μs	
t DEP	OE to output float delay		0		130	ns	
tvcs	V _{CC} setup time		2			μS	
typs	V _{PP} setup time		2			μS	
t _{PW}	PGM initial program pulse width		0.19	0.2	0.21	ms	
t opw	PGM over program pulse width		0.19		5.25	ms	
tces	ČĒ setup time		2			μS	
t OE	Data valid from ÖE				150	ns	
t _{LW}	Data latch time		1			μЗ	
t _{PGMS}	PGM setup time		2			μS	
t _{CEH}	ČE hold time		2			μS	
t _{OEH}	OE hold time	·	2			μѕ	

Note 5 V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}.


1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

AC WAVEFORMS



Test condition for A.C characteristics Input voltage $|V_{IL}| = 0.45 V$, $V_{IH} = 2.4 V$ Input rise and fall time: $(10\% \simeq 90\%) \le 20 ns$ Reference voltage at timing measurement. Input, Output "L" = 0.8 V, "H" = 2 V

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C100K, JK DEVICE IDENTIFIER CODE

Pins	A ₀ (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D ₃ (17)	D ₂ (15)	D ₁ (14)	D ₀ (13)	Hex Data
Manufacturer code	VIL	0	0	0	1	1	1	0	0	10
Device code	ViH	0	0	0	0	0	0	1	0	02

Note 6 $A_{\phi} = 12.0\pm0.5V$. $A_{1} \sim A_{8}$, $A_{10} \sim A_{16}$, \overline{CE} , $\overline{OE} = V_{1L}$, $\overline{PGM} = V_{1H}$

 $V_{\rm CC}=V_{\rm PP}=5\,V\pm5\%$