

Drawing Package Supplement

to


Centipede™


Operation, Maintenance and Service Manual

Contents of this Drawing Package


Game Coin Door and Power Supply Wiring Diagram	Sheet 1, Side A
Microprocessor, Signature Analysis Procedure, Sync Generator,	
CAT Box™, and Power Inputs	Sheet 1, Side B
Playfield Address Selector, Playfield Memory and	
Playfield Code Multiplexer	Sheet 2, Side A
Coin Door Inputs, Switch Inputs, Video Outputs and	
Trak Ball™ Circuitry	Sheet 2, Side B


Centipede Wiring Diagram (037432-01 A)







FOR COIN DOOR SCHEMATIC SEE 036835 -01






British-Made Coin D







Coin Door Schematic (037050-01 A)



International Power Supply Schematic (037669-01 A)





Regulator Audio

Regulator/Audio II PCB

The Regulator/Audio II PCB has ulating the +5 VDC logic power to plifying the audio from the game f

Regulator Circuit

The regulator consists of volta pass transistor Q3 and Q3's driver tor accurately regulates the logic PCB by monitoring the voltage thr puts + SENSE and - SENSE. The the +5 VDC and ground inputs to the regulator regulates the voltage eliminates a reduced voltage due harness between the regulator and resistor R8 is adjusted for the +5 Once adjusted, the voltage at the in remain constant at this voltage.

Regulator Adjustment

- 1. Connect a voltmeter between of the game PCB.
- 2. Adjust variable resistor R8 or PCB for +5 VDC reading on t
- Connect a voltmeter between the Regulator/Audio II PCB. V be greater than +5.5 VDC. If g connectors on both the gam tor/Audio II PCB.
- If cleaning PCB edge connected age difference, connect minus test point of Regulator/Audio GND test point of game PCB.

Now connect minus lead of voint on Regulator/Audio II PC test point on game PCB. From harness circuit is dropping to the appropriate harness wire constant.

Audio Circuit

The audio circuit contains two is fiers. Each amplifier consists of a T an effective gain of 2.2.

Dei

PCB Schematic (035435-02 D)

dual functions of rege game PCB and am-

regulator Q1, power sistor Q2. The regula/er input to the game h high-impedance inputs are directly from game PCB. Therefore, the game PCB. This IR loss in the wire game PCB. Variable C on the game PCB. of the game PCB will

/ and GND test points


ne Regulator/Audio II voltmeter.


V REG and GND on age reading must not ter, try cleaning edge CB and the Regula-


doesn't decrease voltd of voltmeter to GND ³CB and plus lead to te the voltage. meter to +5 REG test nd plus lead to +5 V is you can see which roltage. Troubleshoot arness connector.

pendent audio ampli-2002AV amplifier with


es a test point







coin Door Schematic (036835-01 A)



Diagnostic Tests

Instruction

Use of Test

1. Hold the slam switch closed, while setting the self-test switch to the **on** position.

The monitor displays the color hue adjustment pattern of 16 rectangles, as follows. Do not attempt any color hue or brightness adjustments unless you are a qualified color TV technician!

Pale Yellow-Green

Orange White

Deep Yellow

Light Green Deep Rose Navy Blue Dark Green Red

Black

Light Blue Purple Royal Blue Lime Green Red Black

2. Activate any of the coin switches on the coin door.

A convergence pattern appears with a grid of white dots on a black screen. Do not attempt any convergence adjustments unless you are a qualified color TV technician!

3. Set self-test switch to the off position.

Check attract-mode display and readjust brightness if necessary.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.

Sheet 1, Side B





Centipede[™]

Synchronizer
Signature Analysis Procedure
CAT Box™ Preliminary Set-Up
Power Input
Microprocessor
Address Decoder
RAM
ROM
Memory Map
Section of 037241-01 B

© 1981 Atari, Inc.

Power Input







Denotes a test point


Testing the

- 1. Perform the CA
- 2. Set the CAT Bo
 - a. Press TEST
 - b. DBUS SOUR
 - c. BYTES to 10
 - d. R/W MODE
 - e. R/W to WRI
 - f. Key in 0000

 - g. Toggle R/W h. R/W to REA
 - i. Toggle R/W
- 3. If the CAT Box PARE ERROR shows the faili PLAY switch is
- 4. If the COMPAR peat the test w ensures that the **COMPARE ERF** is good.









from J2, ground J2 pin 1.


Memory Map


J1 Pin 20 Pin 20 Φ2 476H 2A2C 2337 FP07 A9AF 12HA 2367 8P82

MEMORY MAP										
HEXA- DECIMAL ADDRESS	R/W	D7	D6	D5	DA D4	TA D3	D2	D1	D0	FUNCTION
0000-03FF		D	D	D	D	D	D	D	D	RAM
0400-07BF 07C0-07CF 07D0-07DF 07E0-07EF 07F0-07FF		D D D	D D D	0000	D D D D	D D D D	0 0 0 0	D D D D	0000	Playfield RAM Motion Object Picture Motion Object Vert. Motion Object Horiz. Motion Object Color
0800 0801	R R	D D	D D	D D	D D	D D	D D	D D	D D	Option Switch 1 (0 = On) Option Switch 2 (0 = On)
0C00 0C01	R R R R R R R R R	D	D D	D D	D D	D	D D	D	D	Horizontal Trak Ball TM Inputs VBLANK (1 = VBlank) Self-Test (0 = On) Cocktail Cabinet (1 = Cocktail) R,C,L Coin Switches (0 = On) SLAM (0 = On) Player 2 Fire Switch (0 = On) Player 1 Fire Switch (0 = On) Player 2 Start Switch (0 = On) Player 1 Start Switch (0 = On)
0C02 0C03	R R R	D D	D	D	D	D D	D D	D D	D D	Vertical Trak Ball™ Inputs Player 1 Joystick (R, L, Down, Up) Player 2 Joystick (0 = On)
1000-100F 1404 140C	R/W W W	D	D	D	D	D D	D D D	D D	D D D	Custom Audio Chip Playfield Color RAM Motion Object Color RAM
1600 1680 1700	W W R	D D	D D	D D	D D	D D D	D D D	D D D	D D D	EA ROM Address & Data Latch EA ROM Control Latch EA ROM Read Data
1800	W									IRQ Acknowledge
1C00 1C01 1C02 1C03 1C04 1C07	W W W W	0 0 0 0 0								Left Coin Counter (1 = On) Center Coin Counter (1 = On) Right Coin Counter (1 = On) Player 1 Start LED (0 = On) Player 2 Start LED (0 = On) Trak Ball™ Flip Control (0 = Player 1)
2000 2400	W W									WATCHDOG Clear Trak Ball™ Counters
2000-3FFF	R									Program ROM











Sheet 2, Side A

Centipede[™]

Playfield Address Selector
Playfield Memory
Playfield Multiplexer
Picture Data ROM Circuitry
Motion Object Circuitry (Vertical)
Motion Object Circuitry (Horizontal)


© 1981 Atari, Inc.


Section of 037241-01 C+

Motion Object Circuitry (Verti

The Motion Object Circuitry (vertical) receives playfield data and sync generator circuitry to generate the vertical component of the most 15 from the playfield memory and 1V-128V from the sync generator are The output is gated by A7 when a motion object is on one of the six latched by E6 to AND gate B7. A low on B7 pin 8 indicates the preservone of the vertical lines during non-active video time. This signal (Maplexers in the picture data circuitry.

When 256H on pin 1 of D7 goes high, 1V, 2V, 4V and PIC0 are selected the latched output of E6 is selected. The output of D7 is EXCLUSIV sent to the picture data selector circuitry as motion graphic address input to EXCLUSIVE OR gate E7 is PIC7 from the playfield code means when high causes the output of E7 to be complimented. For example PIC7 causes MGA0-MGA3 to go high. This causes the motion object to bottom.







playfield code multiplexer, MGA0-MGA3 (motion graphics address) from the motion object circuitry, 256H and 256H from the sync generator. PIC0-PIC5 represent the code for the object to be displayed. MGA0-MGA3 set one of eight different combinations of the 8-line by 8-bit blocks of picture video or the 16 line by 8 bit blocks of motion object video.

256H when high selects the playfield picture color codes to be addressed. 256H when low selects the motion object color codes to be addressed. The picture data ROM output D1-D8 on F7 and H/J7 are multiplexed by F8, H8, J8 and K8 and shifted out serially at H9 and J9. This serial output is latched by F9 as AREA0 and AREA1 to the motion object horizontal circuitry and the video output circuit.

izontal)

a and horizontal inputs from nory determine the horizontal emory determine the indirect aded into the horizontal posicounters then address video the particular motion object aphics ROM). The output for RO and MR1.







Playfield Address Selector


The Playfield Address Selector controls the access to the playfield memory. It allows either the game MPU or the sync generator to scan the playfield memory. The Playfield Address Selector consists of multiplexers P5, and P7 and gate K4.

When $\overline{4H}$ on pin 1 of P5 and P7 is low and pin 15 on P7 is low, the Playfield Address Selector receives 8H, 16H, 32H, and 64H on P5 and 16V, 32V, 64V, and 128V on P7 from the sync generator. These signals enable the sync generator circuits to access the playfield memory.

When 4H goes high the game MPU addresses the playfield memory (via AB0-AB9) for the positioning of the graphics. During horizontal blanking (pin 15 of P7 is high) the outputs of P7 (PFA4-PFA7) are held high enabling the motion object circuitry to access the playfield memory for the motion objects to be displayed.







Picture Data ROM Circuitry

The picture data ROM circuitry receives picture information, assigns a color code to the information and sends it to the color PROM circuitry. The picture data ROM circuitry consists of ROM devices F7 and H/J7, multiplexers F8, H8, J8, K8, shift registers H9 and J9, and latch F9.

iesting the Option Switches

- 1. Perform the CAT Box preliminary set-up.
- 2. Set the CAT Box switches as follows:
 - a. DBUS SOURCE to DATA
 - b. BYTES to 1
 - c. R/W to READ
 - d. Key in address 0800 (N9) or 0801 (N8)
 - e. R/W MODE to STATIC
- 3. Activate the switch while monitoring the DATA DISPLAY. The DATA DISPLAY will change if the switch is operating properly.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendous of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



Sheet 2, Side B

Centipede[™]


Joystick Circuitry
Mini-Trak Ball™ Circuitry
Player Input Circuitry
Video Output Circuitry
Audio Output Circuitry
Coin Counter Output Circuitry
Option Input Circuitry
High Score Memory Circuitry
Section of 037241-01 C +

© 1981 Atari, Inc.

Coin Counter Output Circuit

This circuit consists of coin counter drivers Q6, Q7, and Q8 and data latch M10. The circuit is addressed by the MPU on AB0-AB2 and written by the MPU on data line DB7. When the input to a driver is clocked high, its collector goes low grounding the return of the coin counter in the coin door.

Mini-Trak Ball™ Circuitry



Testing the Mini-Trak Ball™ Inputs

- 1. Perform the CAT Box Preliminary Set-up.
- 2. Set the CAT Box switches as follows:
 - a. DBUS SOURCE to DATA
 - b. BYTES to 1
 - c. R/W to READ
 - d. Key in address 0C00 (vertical) or 0C02 (horizontal)
 - e. R/W MODE to PULSE
- Spin the Mini-Trak Ball™ while monitoring the DATA DISPLAY.
 The DATA DISPLAY will change if the Mini-Trak Ball input is operating properly.

- 1. If A8 pin 11 is low, transistor Q5 conducts and draws current from COLOR 3. The result is a pale blue when COLOR 1 and COLOR 2 are off.

 1. If A8 pin 11 is low, transistor Q5 conducts and draws current from COLOR 3. The result is a pale blue when COLOR 1 and COLOR 2 are off.
- If A8 pin 10 is low, transistor Q4 conducts and draws current from COLOR 2. The result is a pale green when COLOR 1 and COLOR 3 are off.


High Score Memory Circuitry


The High Score Memory circuit stores the three best scores and other pertinent information. These scores are saved even if power is removed from the game. The High Score Memory circuit consists of an erasable reprogrammable ROM E5, latches E4, H4, J4, buffer H5 and timer A11.


A11 produces a 0-15V square wave at a 1V rate. This signal, when +15V, forward biases diode CR5 and allows capacitor C86 to charge to -29V. When the signal is 0V, CR5 is cutoff and CR4 is forward-biased which causes C84 to develop a charge. C84 charges to approximately -28V. This is the potential required for EAROM C0 to operate.


The MPU addresses the EAROM (AB0-AB5) when a low EAADDR gates WRITE2 at gate A4. The trailing edge of the gated pulse latches the address information to the EAROM E5 via J4. Data is latched by H4 at the same time. The EAROM mode (read, write or erase) is determined by DB0-DB3 at latch E4. A low EACONTROL gates WRITE2 at gate A4. The trailing edge of this gated pulse latches the data into the EAROM E5 via latch H4.

Data is read from the EAROM when EAREAD on pin 1 of buffer H4 goes low.









Testing the Player Inputs

- 1. Perform the CAT Box Preliminary Set-up.
- 2. Set the CAT Box switches as follows:
 - a. DBUS SOURCE to DATA
 - b. BYTES to 1
 - c. R/W to READ
 - d. Key in address 0C00 (self-test switch only) or 0C01 (all others).
 - e. R/W MODE to STATIC
- Activate the following player input switches, one at a time, while monitoring the DATA DISPLAY:
 - a. Coin Right
 - b. Coin Left
 - c. SLAM
 - d. FIRE
 - e. START 1
 - f. START 2
- 4. The DATA DISPLAY will change if the switches are operating properly.

Denotes a test point

The video output circuit receives motion object, playfield, address and data inputs and produces a video output to be displayed on the game monitor. In order to read out of the color RAM, GRY0 and GRY1 from the motion object circuitry are multiplexed with AREA0 and AREA1 from the playfield circuit by E8. The output, selected by GRY0 or GRY1, is RAMA0-RAMA3 (RAM ADDRESS).


RAMA0-RAMA3 are applied to color RAM C8. The colors red, green, blue and an alternate color bit are outputs. The three color bits are latched by A8 as the game video in the three basic colors (or shades of gray in a black and white monitor). When the alternate color bit (C8 pin 11) is active, an alternate shade of blue or green is available.

The following conditions, along with the various combina-


Testing the Audio Outputs

- Perform the CAT Box preliminary set-up.
- 2. Set the CAT Box switches as follows:
 - a. DBUS SOURCE to DATA
 - b. BYTES to 1
 - c. R/W to WRITE
 - d. Key in address or press ADDRESS INCR
 - e. Press DATA SET
 - f. Key in data
 - g. Set R/W MODE to PULSE, then to OFF.
 - h. For each address, repeat sequence starting at Step d.

ADDRESS	DATA	RESULTS
100F	00	
100F	03	
1000	55	
1001	AF	Pure tone is heard from channel 1 or
1001	00	Channel 1 output is turned off.
1002	55	
1003	AF	Pure tone is heard from channel 2 or
1003	00	Channel 2 output is turned off.
1004	55	·
1005	AF	Pure tone is heard from channel 3 or
1005	00	Channel 3 output is turned off.
1006	55	·
1007	AF	Pure tone is heard from channel 4 or
1007	00	Channel 4 output is turned off.



Audio Output Circuitry



off.

