
1	1	0	0	R	Program ROM
1	1	ñ	1	R	Program ROM
1	4	1	Ò	R	Program ROM
1	4	1	1	R	Program ROM
		•	<u> </u>	- ' '	



The High Score Memory circuit consists of an erasable reprogrammable ROM N9, latches L9, P9, N10 buffer M9, and timer N11.

N11 produces a 12KHz O-15V squarewave. This signal when + 15, forward biases diode CR4 and allows capcitor C50 to charge th -29V. When it's OV, CR4 is then cut-off and CR3 is forward biased which causes C49 to develop a charge. C49 charges to approximately -28V. This is the potential required for EAROM N9 to operate.

The MPU addresses the EAROM (AB0-AB5) via latch N10, when EAADDRL goes high, and data is latched into the EAROM on DB0-DB7 through latch L9.

The function of the EAROM (read, write or erase) is determined by the MPU on data lines DB0-DB3. Latch D9 receives a high EACONTROL signal from the MPU address decoder and function data is passed to the EAROM.

Data in the EAROM is read by the MPU when the EAREAD is addressed by the MPU after a reset pulse or during self-test.

NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, CA. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof. Except for manufacture by vendors of Atari, Inc., and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.




Sheet 1, Side B

ASTEROIDS DELUXE™

Microprocessor

Section of 036471-02 C




Either a 74LS245 or an AM8304B may be used at location E2. Pin numbers not enclosed in parentheses are for 74LS245. Pin numbers in parentheses are for an AM8304B.


ROM/PROM CIRCUITRY

FROM SWITCH INPUTS SHEET 2, SIDE B

Program memory for the Asteroids Deluxe $^{\text{TM}}$ game is contained in three ROMs.




RAM CIRCUITRY



The RAM is the tempore the MPU and is enabled Page enable) is low. Whe MPU is low, the RAM stoput (DB0 thru DB7) at the by the MPU address bus (R/WB is high, the MPU rebyte at the addressed local


The signal RAMSEL, we fect of swapping pages RAM. This allows greater ibility.

POWER INPUT




This circuitry consists of the PCB inputs and outputs for the +5 VDC logic power and 25 VAC input to the on board regulators. The +5 VDC inputs and outputs are discussed on Sheet 1, Side A of this schematic set.


The 25 VAC inputs are received by two full wave rectifiers. Diodes CR9 and CR8 rectify the negative cycle of the input and the 7915 regulates the voltage at -15 VDC. Diodes CR9 and CR10 rectify the positive pulse of the 25 VAC input and the 7815 regulates the voltage at + 15 VDC. The 7812 regulates at + 12 VDC. The 7805 regulates an additional 5 VDC for the DACs. Zener diode CR12 supplies the + 8.2 VDC for the sample and hold circuit. The + 22V (unregulated) is used to power operational amplifiers P11 and L8 in the audio output.



Denotes a test point

ING CIRCUITRY






The address decoder performs the function of turning on or enabling the appropriate circuitry at the critical time, so that information can be transferred back and forth between the game circuitry and the MPU. The memory map below is for the Asteroids $Deluxe^{TM}$ game.


If you are going to use the Automatic RAM/ROM Tester, please remember to remove MPU C3 and ground the WDOG DISABLE test point.

MEMORY MAP


															r—–									
					••	••				RESS		40	A 1	۸٥	R/W	D7	D6		DATA D4	D3	D2	D1	D0	FUNCTION
0	A13	A12	A11 0	A10	A9	A8	A7	Ab	AS	A4	AJ	MZ_	- A I	AU	n/W	- J	<u> </u>		<u> </u>	<u> </u>	<i></i>	-		Scratch RAM
0		0	0	0								0	0	0	R	-								Not used
	1	0	0	0								ŏ	ő	1	R	D								3 KHz
0	1	0	0	Ö								ŏ	1	ò	R	D								VG halted
0	1	0	0	0								ŏ	i	1	R	Ď								Shield switch
0	1	0	0	0								1	ò	ò	R	Ď								Fire switch
_	'-																-							
0	1	0	0	0								1	1	0	R	D								Slam switch
0	1	0	0	0								1	1	1	R	D								Self-test switch
0	1	0	0	1								0	0	0	R	D								Left coin switch
0	1	0	0	1								0_	0	1	R	D								Center coin switch
0	1	0	0	1								0	1	0	R	D								Right coin switch
0	1	0	0	1								0	1	1	R	D								1-player start switch
0	1	0	0	1								1	0	0	R	D								2-player start switch Thrust switch
0	1	0	0	1								1	0	1	R	D								
0	1	0	0	1								1_	1	0	R	D								Rotate right switch Rotate left switch
0	1	0	0	1								1	1	1	R	D						_	_	
0	1	0	1	0									0	0	R							D D	D D	Option switch 8, 7 (at R5) Option switch 6, 5
0	1	0	1	0									0	1	R							D	D	Option switch 4, 3
0	1	0	1	0									1	0	R							D	ם	Option switch 2, 1
0	1	0	1	0	_				_				1	1	R								ַ	
0	1	0	1	1				0			Α	Α	Α	Α	R									POKEY
	1	0	1	1				1	Α	Α	Α	Α	Α	Α	R									EAROM read
0	1	1	0	0	0										W				_	_	_	_	_	Start VG
0000	1	1	0	0	1				Α	Α	Α	Α	Α	Α	W	D	D	D	D	D	D	D	D	Latch EA address/data
	1	1	0	1	0										W									Watchdog reset
0	1	1	Ö	1	1										W	D	D	_	_	_	_			Explosion pitch
0	1	1	0	1	1										W			D	D	D	D			Explosion volume
000	1	1	1	0	0										W						_	_		3800 VG reset
	1	1	1	0	1								_	_	W	_					D	D		
0	1	1_	1_	_ 1	0							0	0	_0	W	D								1-player start LED
Ó	1	1	1	1	0							0	0	1		D							*	2-player start LED Not used
0	1	1	1	1	0							0	1	0		D								
0	1	1	1	1	0							0	1	1		D								Ship thrust sound Bank select
0	1	1	1	1	0							1	0	0		D								Left coin counter
0	_ 1	_ 1	1	1	0							1	0	1_	-	D		_						Center coin counter
0	1	1	1	1	0							1	1	0		D								Right coin counter
0	1	1	1	1	0							1	1	1		D								Noise generator reset
0	1	1_	1_	1	1										 									
1	0	0	0	0																				Vector RAM
1	Ó	0	0	1											l _									Vector RAM
1	Ō	Ó	1												R	1								Vector ROM
1	0	1_	0_												R	+	_							Program ROM
1	1	0	0												R									Program ROM
1	1	٥	_1												R									Program now



MPU CIRCUITRY



CLOCK CIRCUIT




The clock circuit consist verters and counters C3 and crystal frequency down to Asteroids Deluxe[™] game.

NOTE:

The MPU in this game operates at a frequency of 1.5 MHz. Therefore the MPU chip must be the 6502A. The 6502's maximum frequency is 1 MHz and is not compatible with this game.

POWER RESET AND WATCHDOG COUNTER



During inital power-up, the delayed charging of capacitor C22 causes a preset of flip-flop D3 and a clear of counter D4. This results in holding RESET input to the MPU low. When the charge of C22 reaches about 1.5 VDC, preset and clear inputs are removed. Counter D4 counts to 128 at 3-KHz rate, and RESET is removed (goes high) from the input of the MPU. This allows the logic power input to the PCB to stabilize before allowing the MPU to begin its initialization routine.

If the MPU program is operating properly, the MPU address decoding circuitry will output the WDCLR (Watchdog clear) signal at predetermined intervals. This serves to clear counter D4 before it counts up to the state that will create the RESET condition. If the MPU program strays from its intended sequence and does not output the WDCLR signal, counter D4 will count up to the RESET state and cause the MPU to return to its initialization routine.

NMI CC

WDCLR

3KHZ

The NMI (r at the NMI inp by dividing 3 rupt occurs w the NMI cour is disabled by

Denotes a test point