DISTINCTIVE CHARACTERISTICS

- High-speed
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs or with open-collector outputs
- Power dissipation decreases with increasing temperature

GENERAL DESCRIPTION

The Am93412/22 is comprised of 1024-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in high-speed control and buffer memory applications. Each memory is organized as a fully decoded 256-word memory of four bits per word. Easy memory expansion is provided by an active-LOW chip select one (\overline{CS}_1) and active HIGH chip select two (CS2) as well as open collector OR tieable outputs (Am93422) or three-state outputs (Am93422).


An active-LOW write line (\overline{WE}) controls the writing/reading operation of the memory. When the chip select one ($\overline{CS_1}$) and write line (\overline{WE}) are LOW and chip select two ($\overline{CS_2}$) is HIGH, the information on data inputs ($\overline{D_0}$ through $\overline{D_3}$) is written into the addressed memory word and preconditions

the output circuitry so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select one $(\overline{CS_1})$ LOW and the chip select two (CS_2) HIGH and the write line (\overline{WE}) HIGH and with the output enable (\overline{OE}) LOW. The information stored in the addressed word is read out on the noninverting outputs $(O_0$ through $O_3)$.

The outputs of the memory go to an inactive high-impedance state whenever chip select one $(\overline{CS_1})$ is HIGH, chip select two (CS_2) is LOW, output enable (\overline{OE}) is HIGH, or during the writing operation when write enable (\overline{WE}) is LOW.

BLOCK DIAGRAM



MODE SELECT TABLE

		Input			Output	
CS ₂	CS ₁	WE	ŌE	Dn	On	Mode
L	Х	X	Х	Х	*Hi-Z	Not Select
X	Ι	7	X	Х	*Hi-Z	Not Select
Н	٦	Ŧ	Н	Х	*Hi-Z	Output Disable
Н	L	Н	L	Χ.	Selected Data	Read Data
Н	L	٦	X	L	*Hi-Z	Write "0"
Н	L	٦	X	Н	*Hi-Z	Write "1"
н	L	L	н	L	*Hi-Z	Write "0" Out- put Disable
н	L	L	н	н	*Hi-Z	Write "1" Out- put Disable

H = HIGH L = LOW

.OW X = Don't Care

*Hi-Z implies outputs are disabled or off. This condition is defined as a high-impedance state for the Am93422A/422 and as output high level for the Am93412A/412.

PRODUCT SELECTOR GUIDE

Open-Collector Part Number	Am93412A	Am93412	Am93412A	Am93412
Three-State Part Number	Am93422A	Am93422 Am93422A		Am93422
Access Time	35 ns	45	ns	60 ns
Temperature Range	С	С	М	М


IMOX is a trademark of Advanced Micro Devices, Inc.

Publication # Rev. Amendment 03080 C /0

3-134

CONNECTION DIAGRAMS Top View ₹ ¥ \$ \$ ⊃õ€]]cs₂ 16 🗀 03 15 0 14 🗀 02 ⊟o₂ CD001000 CD000610 CD000620 Note: Pin 1 is marked for orientation.

LOGIC SYMBOL




ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid	Valid Combinations								
AM93422									
AM93422A	PC, PCB,								
AM93412	DC, DCB, LC, LCB								
AM03/12A									

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for CPL products is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Cor	mbinations
AM93422	/DMC, /FMC,
AM93422A	/LMC

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C Ambient Temperature with	
Power Applied55 to +125°C	
Supply Voltage0.5 V to +7.0 V	
DC Voltage Applied to Outputs0.5 V to +V _{CC} Max.	
DC Input Voltage0.5 V to +5.5 V	
DC Input Current30 mA to +5 mA	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 6)

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+ 4.75 V to + 5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

Parameter Symbol	Parameter Description	Test	Test Conditions		Typ. (Note 1)	Max.	Units
V _{OH} (Note 2)	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	2.4	3.6		Volts	
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 8.0 mA		0.350	0.45	Volts
VIH	Input HIGH Level (Note 3)	Guaranteed input logical	HIGH voltage for all inputs	2.1			Volts
VIL	Input LOW Level (Note 3)	Guaranteed input logical	LOW voltage for all inputs			0.8	Volts
hL	Input LOW Current	V _{CC} = Max., V _{IN} = 0.40	/		-100	-300	μΑ
hн	Input HIGH Current	V _{CC} = Max., V _{IN} = 4.5 V	V _{CC} = Max., V _{IN} = 4.5 V			40	μА
ISC (Note 2)	Output Short Circuit Current	V _{CC} = Max., V _{OUT} = 0.0	V _{CC} = Max., V _{OUT} = 0.0 V (Note 4)			-90	mA
1	Power Supply Current	ALL inputs = GND	Commercial			155	mA
lcc		V _{CC} = Max. Military		İ		170	IIIA
VCL	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -10 m.	1		-0.850	-1.5	Volts
		V _{OUT} = 2.4 V	Am93422A/422		0	50	
ICEX	Output Leakage Current	V _{OUT} = 0.5 V, V _{CC} = Max. Am93422A/422		-50	0		μА
		V _{OUT} = 4.5 V	Am93412A/412		0	100	
CIN	Input Pin Capacitance	See Note 5	See Note 5		4		pF
COUT	Output Pin Capacitance	See Note 5		1	7		pF

Notes: 1. Typical limits are at V_{CC} = 5.0 V and T_A = 25°C.


- 2. Applies only to devices with three-state outputs (Am93422 family).
- 3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Not more than one output should be shorted at a time. Duration of the short circuit should not be more than one second.
- 5. Input and output capacitance measured on a sample basis @ f = 1.0 MHz at initial characterization,
- 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_j$. $\theta_{jA} \cong 60^{\circ}$ (with moving air) for Ceramic DIP. $\theta_{jC} \cong 36^{\circ}$ (W for Flatpack and Leadless Chip Carrier.

^{*}See the last page of this spec for Group A Subgroup testing information.

SWITCHING TEST CIRCUIT

SWITCHING TEST WAVEFORMS

KEY TO SWITCHING WAVEFORMS



WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
XXXX	DON'T CARE; ANY CHANGE PERMITTED	CHANGING; STATE UNKNOWN
}} (((DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE
		KS000010

^{*}See notes after Switching Characteristics.


SWITCHING CHARACTERISTICS over operating range unless otherwise specified*


			A	Am93412A/93422A				Am93412/93422			
			C De	vices	M De	vices	C Devices		M De	vices	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
1	t _{PLH} (A)(Note 2)	Delay from Address to Output		35		45		45		60	ns
2	t _{PHL} (A)(Note 2)	(Address Access Time)			l						
3	tPZH(CS1, CS2)	Delay from Chip Select to Active		25		35	1	30		45	ns
4	t _{PZL} (CS ₁ , CS ₂)	Output and Correct Data					L				
5	t _{PZH} (WE)	Delay from Write Enable to Active Output and Correct Data	ļ	25		40		40		50	ns
6	t _{PZL} (WE)	(Write Recovery)			ļ		 		<u> </u>	ļ	
7	t _{PZH} (OE)	Delay from Output Enable to Active		25		35		30		45	ns
8	t _{PZL} (ÖE)	Output and Correct Data				<u> </u>	ļ		<u> </u>		ļ
9	t _S (A)	Setup Time Address (Prior to Initiation of Write)	5		5		10		10		ns
10	t _h (A)	Hold Time Address (After Termination of Write)	5		5		5		5		ns
11	t _s (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		5		5		5		ns
12	t _h (DI)	Hold Time Data Input (After Termination of Write)	5		5		5		5		ns
13	t _s (CS ₁ ,CS ₂)	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
14	th(CS1,CS2)	Hold Time Chip Select (After Termination of Write)	5		5		5		5		ns
15	t _{pw} (WE)	Min Write Enable Pulse Width to Insure Write	20		35		30		40		ns
16	t _{PHZ} (CS ₁ ,CS ₂)	Delay from Chip Select to Inactive		30		35		30		45	ns
17	t _{PLZ} (CS ₁ ,CS ₂)	Output (Hi-Z)		"						10	
18	t _{PHZ} (WE)	Delay from Write Enable to Inactive		30		40		35		45	ns
19	t _{PLZ} (WE)	Output (Hi-Z)		50		1		"			
20	t _{PHZ} (ŌĒ)	Delay from Output Enable to		30		35		30		45	ns
21	t _{PLZ} (OE)	Inactive Output (Hi-Z)	1					••		.•	•

Notes: 1. For AC and Functional Testing, $V_{IH} = 3.0 \text{ V}$ and $V_{IL} = 0.0 \text{ V}$.

For AC and Functional Testing, V_H = 3.0 V and V_{IL} = 0.0 V.
 tp_{LH}(A) and tp_{HL}(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V.
 For open-collector devices, all delays from Write Enable (WE) or selects (CS₁, CS₂, OE) inputs to the Data Output (O₀ - O₃) (tp_{LZ}(WE), tp_{LZ}(CS₁, CS₂), tp_{LZ}(OE), tp_{ZL}(WE), tp_{ZL}(CS₁, CS₂) and tp_{ZL}(OE) are measured with S₁ closed and C_L = 30 pF; and with both the input and output timing referenced to 1.5 V.
 For three-state output devices, tp_{ZH}(WE), tp_{ZL}(CS₁, CS₂) and tp_{ZH}(OE) are measured with S₁ open, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. tp_{LZ}(CS₁ (S₂) and tp_{ZL}(OE) are measured with S₁ closed, C_L = 30 pF and with both the input and output timing referenced to 1.5 V. tp_{HZ}(WE), tp_{HZ}(OS₁, CS₂) and tp_{HZ}(OE) are measured with S₁ open and C_L ≤ 5 pF and are measured between the 1.5 V level on the input to the V_{OH} = 500 mV level on the input, tp_{LZ}(WE), tp_{LZ}(CS₁, CS₂) and tp_{LZ}(OE) are measured between the 1.5 V level on the input to the V_{OH} = 500 mV level on the input to the vone to the vone to the input to the vone to the vone to the input to the vone to the vone to the input to the vone to the vone to the input to the vone to the tpLz(CS₁, CS₂) and tpLz(OE) are measured with S₁ closed and C_L ≤ 5 pF and are measured between the 1.5 V level on the input and the VOI +500 mV level on the output.

^{*}See the last page of this spec for Group A Subgroup testing information.





Read Mode

Switching delays form address input, output enable input and the chip select inputs to the data output. For the Am93422A/422 disabled output is OFF, represented by a single center line. For the Am93412A/412, a disabled output is HIGH.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
Voн	1, 2, 3
V _{OL}	1, 2, 3
ViH	1, 2, 3
V _{IL}	1, 2, 3
IįL	1, 2, 3
Iн	1, 2, 3
Isc	1, 2, 3
lcc	1, 2, 3
V _{CL}	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t _{PLH} (A)	9, 10, 11	12	t _h (DI)	9, 10, 11
2	t _{PHL} (A)	9, 10, 11	13	t _s (CS ₁ , CS ₂)	9, 10, 11
3	t _{PZH} (CS ₁ , CS ₂)	9, 10, 11	14	th(CS1, CS2)	9, 10, 11
4	t _{PZL} (CS ₁ , CS ₂)	9, 10, 11	15	t _{PW} (WE)	9, 10, 11
5	t _{PZH} (WE)	9, 10, 11	16	t _{PHZ} (CS ₁ , CS ₂)	9, 10, 11
6	t _{PZL} (WE)	9, 10, 11	17	tPLZ(CS1, CS2)	9, 10, 11
7	t _{PZH} (ŌĒ)	9, 10, 11	18	t _{PHZ} (WE)	9, 10, 11
8	t _{PZL} (OE)	9, 10, 11	19	t _{PLZ} (WE)	9, 10, 11
9	t _S (A)	9, 10, 11	20	t _{PHZ} (OE)	9, 10, 11
10	t _h (A)	9, 10, 11	21	t _{PLZ} (OE)	9, 10, 11
11	t _s (DI)	9, 10, 11			

MILITARY BURN-IN

Military burn-in is in accordance with the current revisions of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.