



T.M.




TAITO

© 1982

Trade Marks of Taito America Corporation

72-00017-001





1256 Estes Avenue, Elk Grove Village, IL 60007
Telephone (312) 981-1000 Telex 25-3290

“KRAM”™


OPERATION, MAINTENANCE AND SERVICE MANUAL
Complete with Illustrated Parts Catalog

LIST OF ILLUSTRATIONS

| | | |
|-------------|---|----|
| Figure 1-1 | Programming Plug..... | 6 |
| Figure 1-2 | Power ON/OFF Switch | 7 |
| Figure 1-3 | Interlock Switches & Memory Protect Switch .. | 7 |
| Figure 1-4 | Self Test Switches..... | 7 |
| Figure 1-5 | Volume Control Setting | 7 |
| Figure 1-6 | Door Switches..... | 8 |
| Figure 1-7 | Video Board (On Back of Service Door) | 9 |
| Figure 1-8 | Flow Chart..... | 10 |
| Figure 1-9 | Color Bar..... | 10 |
| Figure 1-10 | Color Bar..... | 11 |
| Figure 1-11 | Color Bar..... | 11 |
| Figure 2-1 | Coin Door | 16 |
| Figure 2-2 | Fuse Replacement..... | 16 |
| Figure 2-3 | Monitor Removal..... | 16 |
| Figure 2-4 | Cover Glass Removal..... | 17 |
| Figure 2-5 | Printed Circuit Board..... | 17 |
| Figure 2-6 | Power Supply | 17 |
| Figure 2-7 | Current Limit Adjustment | 18 |
| Figure 3-1 | Clock Timing..... | 22 |
| Figure 3-2 | Dual Port RAM Timing..... | 23 |

LIST OF TABLES

| | | |
|------------|------------------------------------|----|
| Table 1-1 | Self Test Switches..... | 7 |
| Table 1-2 | Hardware Tests..... | 8 |
| Table 1-3 | Video Board ROM Checksum..... | 8 |
| Table 1-4 | Decoding Jumper Location | 8 |
| Table 1-5 | Video Board RAM Checksum..... | 9 |
| Table 1-6 | Data/Sound Board ROM Checksum..... | 9 |
| Table 1-7 | Screen ROM Content..... | 10 |
| Table 1-8 | Audit Totals..... | 12 |
| Table 1-9 | Standard Coin Setting..... | 13 |
| Table 1-10 | Custom Coin Setting | 13 |
| Table 2-1 | Line Voltage | 17 |
| Table 2-2 | Secondary Fuses..... | 18 |
| Table 2-3 | Video Board Test Points..... | 19 |
| Table 3-1 | Video Board Memory Map..... | 22 |
| Table 3-2 | Register Initialization..... | 23 |
| Table 2-3 | Data/Sound Meory Map | 24 |



Game Set-Up

1

1.8 SELF TEST PROCEDURE

1.8.1 GENERAL

The Self Test Procedure is performed using the two(2) Switches located on the inside of the Coin Door, and the Self Test Button and the LED's on the Video PC Board. (See Figure 1-6).




FIGURE 1-6 DOOR SWITCHES

1.8.2 ENTERING INTO THE SELF TEST MODE

To enter the Self Test Mode, press the Advanced Sub Test Switch on the Coin Door or the Self Test Button found near the LED display. All the LED's should blink on and the Hardware Tests should start. The Diagnostics can be entered at the Location Programming Screen (Section 1.8.16) by pressing the Advance Test Switch on the Coin Door. If a continual test of the Video Board is desired, press the Self Test Button twice to start the Video Test in the Auto Test Mode. In this mode, the machine will continually run the Hardware Test until powered off. If the message "OPEN COIN DOOR TO TEST" appears the Coin Door must be opened or a jumper connected across J19, 1-2. This is because the CMOS RAM Test (Section 1.8.6) cannot be performed with the memory protected by the Coin Door Switch.

1.8.3 HARDWARE TESTS

These tests are performed in the following order:

| VIDEO BOARD | DATA BOARD |
|--------------------|--------------------|
| ROM Checksum | ROM Checksum |
| Communications RAM | Local RAM |
| CMOS RAM | Communications RAM |
| Color RAM | Handshake Test |
| Screen RAM | |

TABLE 1-2 HARDWARE TESTS

All LED Values are shown Left to Right, 0 if OFF, 1 is ON and X is dependent upon the test results.

1.8.4 VIDEO BOARD ROM CHECKSUM

The ROM Checksum calculates the Checksum of each Video ROM and compares it to the Checksum stored for that ROM. If it differs from the stored value, the machine will halt and the Value of the ROM with the bad Checksum will be shown on the LED'S.

LED VALUES: TEST IN PROGRESS 00 0001
 FAILURE: 01 XXXX

| LED VALUE | VIDEO | 2716 | 2732 |
|-----------|-----------|------|------|
| 01 0000 | A000-A7FF | N/A | U5 |
| 01 0001 | A800-AFFF | N/A | U5 |
| 01 0010 | B000-B7FF | N/A | U6 |
| 01 0011 | B800-BFFF | N/A | U6 |
| 01 0100 | C000-C7FF | U3 | U7 |
| 01 0101 | C800-CFFF | U4 | U7 |
| 01 0110 | D000-D7FF | U5 | U8 |
| 01 0111 | D800-DFFF | U6 | U8 |
| 01 1000 | E000-E7FF | U7 | U9 |
| 01 1001 | E800-EFFF | U8 | U9 |
| 01 1010 | F000-F7FF | U9 | U10 |
| 01 1011 | F800-FFFF | U10 | U10 |

TABLE 1-3 VIDEO BOARD ROM CHECKSUM

If the Checksum ROM is bad, it will show U10 to be bad first. If this test fails, the ROM indicated on the LED display will need to be replaced. The E-PROM Memory in a given game may be implemented as banks either 2716 or 2732 E-PROMS. The E-PROM type for each bank is selected by the decoding jumper 26-00002-016 or 26-00002-032.

| E-PROM BANK | LOCATION |
|-------------|----------|
| VIDEO | U1 |
| DATA | U22 |
| SOUND | U29 |

TABLE 1-4 DECODING JUMPER LOCATION

1.8.5 COMMUNICATIONS RAM FROM VIDEO BOARD

The Communications RAM Test determines the stability of memory shared by the two processors by storing a predefined series of numbers throughout the RAM, then reading it back to insure that it was stored correctly.

LED VALUE 00 0010

A failure has been detected when the machine halts with the above display. Failure of Communications RAM during Video Board Tests may result from either defective RAM circuitry or failure of the Data Board. To isolate the failure, disconnect the Data Board at P6 and re-enter the Test. A failure means trouble in U3, or U4 or associated circuits. Passing the retest suggests Data Board problems.

1.8.6 VIDEO BOARD CMOS RAM

After saving values in another portion of memory, the CMOS RAM is tested in the same manner as the Communications RAM. If the CMOS RAM passes the test, all of the locations are restored to their previous values.

LED VALUE 00 0011

A failure of the CMOS RAM has been detected when the machine halts with the above LED value displayed. If this occurs U85 and U86 or associated decoding should be checked.

1.8.7 VIDEO BOARD COLOR RAM

This tests the system Color RAM by storing predefined sequences of numbers in the Color RAM, then reading them back while testing for accuracy.

LED VALUE 00 0100

A failure is indicated by the Processor halting with the above value displayed on the LED'S. This signifies the need to check U56, U57 and associated multiplexing and decoding.

The Screen RAM is tested by writing a pattern to each page on the screen. The results of these writes is then compared to the original pattern. Any discrepancy causes the machine to halt with the LED displaying the faulty RAM.

LED VALUES: TEST IN PROGRESS 00 0101
FAILURE 1X XXXX

| LED VALUE | RAM | 11 XXXX | RAM |
|-----------|-----|---------|-----|
| 10 0000 | U33 | 11 0000 | U66 |
| 10 0001 | U32 | 11 0001 | U65 |
| 10 0010 | U31 | 11 0010 | U64 |
| 10 0011 | U30 | 11 0011 | U63 |
| 10 0100 | U29 | 11 0100 | U62 |
| 10 0101 | U28 | 11 0101 | U61 |
| 10 0110 | U27 | 11 0110 | U60 |
| 10 0111 | U26 | 11 0111 | U59 |
| 10 1000 | U17 | 11 1000 | U48 |
| 10 1001 | U16 | 11 1001 | U47 |
| 10 1010 | U15 | 11 1010 | U46 |
| 10 1011 | U14 | 11 1011 | U45 |
| 10 1100 | U13 | 11 1100 | U44 |
| 10 1101 | U12 | 11 1101 | U43 |
| 101110 | U11 | 11 1110 | U42 |
| 10 1111 | U10 | 11 1111 | U41 |

TABLE 1-5 VIDEO RAM CHECKSUM

Upon failure of a Screen RAM, locate the problem RAM and replace it. Exchange the suspected RAM with a known good location to determine if the problem moves with the RAM, IC or whatever the problem is in the supporting circuitry. Further testing can be done with the Color Bar Test.

If this Diagnostic appears to halt without indicating a RAM failure (00 0101 on LED'S), a failure to begin the next test (Data Hardware) is indicated. The interconnection to the Data Processor must be in place and the Data Processor must be functional to continue.




FIGURE 1-7 VIDEO BOARD (ON BACK SERVICE DOOR)

1.8.9 DATA/SOUND BOARD SELF TESTS DATA HARDWARE (ROM CHECKSUM)

The ROM Checksum calculates the Checksum of each Data ROM and compares it to the Checksum stored for that ROM. If it differs from the stored value, the machine will halt and the value of the ROM with the bad Checksum will be shown on the LED'S.

LED VALUES: TEST IN PROGRESS 00 0110
FAILURE 01 XXXX

| | | | |
|---------|------|-----|-----|
| 01 0000 | A000 | N/A | U14 |
| 01 0001 | A800 | N/A | U14 |
| 01 0010 | B000 | N/A | U15 |
| 01 0011 | B800 | N/A | U15 |
| 01 0100 | C000 | U12 | U16 |
| 01 0101 | C800 | U13 | U16 |
| 01 0110 | D000 | U14 | U17 |
| 01 0111 | D800 | U15 | U17 |
| 01 1000 | E000 | U16 | U18 |
| 01 1001 | E800 | U17 | U18 |
| 01 1010 | F000 | U18 | U19 |
| 01 1011 | F800 | U19 | U19 |

TABLE 1-6 DATA/SOUND BOARD ROM CHECKSUM

If this test fails in the field, the bad ROM will need to be replaced.

1.8.11 DATA/SOUND BOARD LOCAL MEMORY

The Data Processor uses a known sequence of numbers to test the bits in its local memory. If a bad bit is found the machine will halt with the following display.

LED VALUE: 00 0111

1.8.11 COMMUNICATIONS RAM ADDRESSING

The function of this test is to ensure that both the Data and the Video Processor address the Communications RAM in the same manner. The Data Processor requests the Video Processor to fill the RAM with a known pattern then, the Data Processor compares the results to the expected pattern. If it does not match one of the Processors is probably decoding the address incorrectly as the RAM itself was previously tested for stability by the Video Processor. The machine will halt with the following display.

LED VALUE: 00 1000

1.8.12 DATA/VIDEO HANDSHAKE

This test ensures that the Data Processor can send priority commands via interrupts to the Video Processor after the proper command acknowledgements are received. The machine will halt with the following display.

LED VALUE: 00 1001

1.8.13 SWITCH TEST

This Screen is used to determine all Switches are in working order before entering the switch dependent self-test screens. The Wiring Diagram supplied with each game will indicate the number associated with a particular switch. The switch number appears in green if the switch is closed and white if it is open.

The Advance Test Switch (Switch Number 9) is always RED in order to set it apart from the other switches on the screen. Switches 29, 30, 31 and 32 are not used and remain green. The user should check all other switches before pressing the Advance Test Switch, as this would move him to the next screen. In addition to the switches required, by the game, the User should be sure to test the Advance Sub Test, UP and DOWN Switches located in the Coin Door for proper closure as the switches are used to move about in the Self Test Screens. To advance to the next screen, activate the Advance Test Button on the Coin Door.

| SCREEN RAM CONTENT | | COLOR RAM ADDRESS | | |
|--------------------|------------|-------------------|-----------|------------|
| BAR # | COLOR | HEX | BINARY | BIT TESTED |
| 1 | Red | 01 | 0000 0001 | 0 |
| 2 | Orange | 02 | 0000 0010 | 1 |
| 3 | Yellow | 04 | 0000 0100 | 2 |
| 4 | Green | 08 | 0000 1000 | 3 |
| 5 | Blue Green | 10 | 0001 0000 | 4 |
| 6 | Blue | 20 | 0010 0000 | 5 |
| 7 | Violet | 40 | 0100 0000 | 6 |
| 8 | White | 80 | 1000 0000 | 7 |
| 9 | Red | FE | 1111 1110 | 0 |
| 10 | Orange | FD | 1111 1101 | 1 |
| 11 | Yellow | FB | 1111 1011 | 2 |
| 12 | Green | F7 | 1111 0111 | 3 |
| 13 | Green Blue | EF | 1110 1111 | 4 |
| 14 | Blue | DF | 1101 1111 | 5 |
| 15 | Violet | B7 | 1011 1111 | 6 |
| 16 | White | F7 | 0111 1111 | 7 |
| None | Black | XX | XXXX XXXX | |

TABLE 1-7

TABLE 1-7 SCREEN RAM CONTENT — COLOR RAM ADDRESS

1.8.14 COLOR BALANCE AND INTENSITY ADJUST SCREEN

This screen is comprised of two sections. The first section provides a method for adjusting the intensity level of each color gun, and achieving an initial color balance.

Three squares, one blue, one green and one red, are drawn along the top of the screen at maximum intensity and brightness. The color guns should be adjusted so that these squares are barely visible and equal intensity.

To complete the color adjustments, a gray scale is provided at the bottom of the screen. Fine tune the color balance with this scale, then double check that the squares at the top are barely visible. To advance to the next screen, activate the Advance Test Switch located on the Coin Door.

1.8.15 COLOR BARS

The CPU divides the screen RAM into 16 areas corresponding to 16 bars on the screen. Each area is written with a data value from the Table below. Each value exercise one bit in the Screen RAM. The Color RAM is written with a pattern which outputs each data value with a recognizable color from the Table. All other data values are coded in black. This results in a normal screen of 16 color bars per the following table.






FIGURE 1-8 FLOW CHART



COLOR BAR DIAGNOSTIC
NORMAL


FIGURE 1-9 COLOR BAR (NORMAL)



COLOR BAR DIAGNOSTIC

BIT 03 STUCK LOW IN 1-BANK

FIGURE 1-10 COLOR BAR DIAGNOSTIC BIT 03 LOW



COLOR BAR DIAGNOSTIC

BIT 5 STUCK HIGH ALL BANKS

FIGURE 1-11 COLOR BAR DIAGNOSTIC BIT 5 HIGH

NOTES

are ruled out. This leaves latches U91, U96 and U105-109, direction select U81 and U104 and the CR side of the Color RAM MUX U55, U73 and U74. Stuck bits may be identified by observing abnormal bars. A bit stuck high will result in black bars (two bit high) on the left or top half of the screen except for the bar associated with the stuck bit will be black. The converse is true of a bit stuck low.

An error across the entire bar indicates an error in the shift registers, direction select, or color RAM MUX which affects every pixel. Lines of error running crosswise to the bars indicates an error in one bank of RAM of every eighth pixel. To move to the next screen, activate the Advance Test Button.

If self test fails, the Color Bars still may be useful. This screen may now be entered without going through on-board self test. Use "Advance Test" to enter the High Score Screen then "Down" to enter the Switch Test. Advance Test may then be used to access the Color Bars.

1.8.16 ALIGNMENT AND CONVERGENCE TEST

This screen is provided to align the color guns and correct the convergence on the screen. The screen is composed of a red and green rectangle and white grid.

Adjust the screen width and length so that the red rectangle is slightly within the boundaries of the tube. The adjustment is to be made on the center of the lines which make up the rectangle. The corners of the rectangle will extend beyond the shadow mask.

The green rectangle defines the normal playfield and so should be visible from the players view point.

A grid of which squares is provided to help detect and correct any convergence problems the tube may have. Adjust the monitor until the squares are of equal size throughout the screen.

To advance to the next screen, activate the Advance Test Button on the Coin Door.

1.8.17 LOCATION PROGRAMMING SCREEN (LANGUAGE SELECTION)

This screen allows the user to select the language in which the Location Programming and the game will operate. Four (4) languages are provided. Use the Advance Sub Test Button to move through the offered languages. When the desired language is green, depress the Advance Test Button, to advance to the next screen.

1.8.18 LOCATION PROGRAMMING

This screen allows the location to define the difficulty factor for the game. It also allows the location to set a maximum number of credits allowed in the machine prior to a game start up.

The user selects the line to be changed by using, the Advance Sub Test Button until the desired line is changed to green. The value associated with this line is then modified with the UP and DOWN Switch. If the machine is to be reset to the factory settings, use the Advance Sub Test Button until the reset line is lit in green, then press the UP Switch. The values will be reset and the user will be placed back on the first line for further adjustments. Advance test will move to the next screen at any time.

The maximum credits defines a limit for the machine, which when crossed will disable the coin slots. This allows the location to set a limit on the amount of games a player will get if there is a line of people waiting. This value ranges from 1 to 99. However, it should not be set so close to 99 that a single coin can overflow the credits issued (maximum 99). A Free Play Mode may be selected by setting maximum credits to 0. The credits per coin slot are set in the coin slot programming screen.

This screen shows the scores and initials of the players with the ten highest scores. It is used as an audit for the game. To reset the values to the backup HSTD selected on the previous screen, press the UP Switch. This will also set the initials to "TAC". When the UP Button is activated it resets to default scores. To move to the next screen, activate the Advance Test Button on the Coin Door.

1.8.20 AUDIT TOTALS

The screen provides the audit totals for the game. Once they are recorded, they may be zeroed by pressing the UP Switch. The following audits are kept.

| | |
|--------------------|---|
| Total Credits | The total number of paid credits issued. This total is never zeroed, but it will wrap around to zero when its total reaches 1,000,000. The only time this total can be zeroed is by physically removing the battery or jumper W1, while the power is OFF. |
| Left Coins | The number of coins dropped into the left slot. |
| Center Coins | The number of coins dropped in the center slot. |
| Right Coins | The number of coins dropped into the right slot. |
| Paid Credits | The number of credits issued for coins. |
| Awarded Credits | The number of credits awarded by the game. |
| % Free Plays | Awarded Credits/Paid Credits + awarded credits. * 100 |
| Minutes Played | Number of minutes the game has been in play mode. |
| Minutes Awarded | Number of minutes the game has been in extended or awarded play. |
| % Free Time | Awarded minutes/minutes played * 100. |
| Average Game (Sec) | Minutes played/paid credits + awarded credits * 60. |
| High Scores | The number of times which a player scored high enough to bump someone else from the score list. |

TABLE 1-8 AUDIT TOTALS

The UP Switch is used to zero the audits. To advance to the next screen, activate the Advance Test Button on the Coin Door.

1.8.21 COIN SLOT PROGRAMMING

This screen allows the user to either select a standard coinage setting for the game or program his own. If a standard setting is desired, use the UP and DOWN Switch to adjust the coinage setting while it is lit in green. The values for the variable will change as this number is altered. When the right selection is set, use the Advance Test to return to the game.

If a non-standard setting is desired, use Advance Sub Test Switch to move down to the variables so that they may be programmed individually. Once this switch is pressed, the setting number is set to zero to show that the location has supplied their own settings. As the lower variables are unchanged, the user may minimize his effort by first selecting a setting close to the one he desires. Once in programming mode, the Advance Sub Test Switch is used to move among the variables. It will also take you back to the standard settings, if you press it by mistake. The UP and DOWN Switches are used to increment or decrement the values. Advance Test Switch will return to the game when pressed.

The coin multiplier tells how many coin units are issued for each coin through a particular slot. Coin units for credit show the number of units necessary before a bonus credit is issued. Minimum coin is an optional value which will keep the credits from accumulating until the specified minimum amount of coin units is reached. It is not used in any of the standard settings.

1.8.22 CMOS MEMORY FAILURE

If the message "Memory Failure - Service Required" appears on the screen, the CMOS RAM which stores all of the location programming has failed. All the values stored in the RAM are set back to factory defaults. This condition probably indicates a battery failure or a failure of U85 or U86. Refer to Section 2 on Maintenance or 2.8 CMOS RAM.

STANDARD COIN SETTINGS

TABLE 1-9


| COIN DOOR MECHANISMS | CREDIT/MONEY | Standard Setting | Left coin slot multiplier | Center coin slot multiplier | Right coin slot multiplier | Coin units for credit | Coin units for bonus | Minimum coin units |
|----------------------|--------------------|------------------|---------------------------|-----------------------------|----------------------------|-----------------------|----------------------|--------------------|
| STANDARD | 1/25, 4/\$1 | 01 | 01 | 04 | 01 | 01 | 00 | 00 |
| | 1/50, 3/\$1, 6/\$2 | 02 | 01 | 04 | 01 | 02 | 04 | 00 |
| | 1/.50 | 03 | 01 | 04 | 01 | 02 | 00 | 00 |
| 1 DM, 5 DM | 1/1DM, 6/5DM | 04 | 06 | 00 | 01 | 01 | 00 | 00 |
| 1 FRANC, 5 FRANC | 1/2F, 3/5F ONLY | 05 | 01 | 16 | 06 | 02 | 00 | 00 |
| 25 CENTS, 1 GUILDER | 1/25, 4/1G | 06 | 01 | 00 | 04 | 01 | 00 | 00 |
| 5 FRANCS, 10 FRANCS | 1/5F, 2/10F | 07 | 01 | 00 | 02 | 01 | 00 | 00 |
| | 1/10F | 08 | 01 | 00 | 02 | 02 | 00 | 00 |
| 1 FRANC, 2 FRANC | 2/1F, 5/2F | 09 | 00 | 04 | 01 | 04 | 00 | 00 |
| 1 UNIT, 5 UNITS | 1/2, 3/5 | 10 | 01 | 00 | 06 | 02 | 00 | 00 |
| TWIN COIN | 1/1 COIN | 01 | 01 | 04 | 01 | 01 | 00 | 00 |
| | 1/2 COINS | 03 | 01 | 04 | 01 | 02 | 00 | 00 |

CUSTOM COIN SETTINGS

TABLE 1-10

| COIN DOOR MECHANISMS | CREDIT/MONEY | Standard Setting | Left coin slot multiplier | Center coin slot multiplier | Right coin slot multiplier | Coin units for credit | Coin units for bonus | Minimum coin units |
|----------------------|-----------------------|------------------|---------------------------|-----------------------------|----------------------------|-----------------------|----------------------|--------------------|
| STANDARD | 1/25, 5/\$1 | 00 | 01 | 04 | 01 | 01 | 04 | 00 |
| | 2/50, 5/\$1 | 00 | 01 | 04 | 01 | 01 | 04 | 02 |
| | 2/50, 4/\$1 | 00 | 01 | 04 | 01 | 01 | 00 | 02 |
| | 1/50, 3/\$1, 4/\$1.25 | 00 | 03 | 12 | 03 | 04 | 15 | 00 |
| | 1/.50, 3/\$1, 7/\$2 | 00 | 12 | 48 | 12 | 14 | 96 | 24 |
| 25 CENTS, 1 GUILDER | 1/25, 5/1G | 00 | 01 | 00 | 04 | 01 | 04 | 00 |
| 100 LIRE, 200 LIRE | 1/200 LIRE | 00 | 01 | 00 | 02 | 02 | 00 | 00 |
| TWIN COIN | 1/3 COIN, 2/5 | 00 | 02 | 00 | 02 | 05 | 00 | 00 |
| 1 UNIT, 5 UNITS | 1/1, 5/5 | 00 | 01 | 00 | 05 | 01 | 00 | 00 |
| | 1/3, 2/5 | 00 | 02 | 00 | 10 | 05 | 00 | 00 |

NOTES



Maintenance

2

ALL GAMES REQUIRE A CERTAIN AMOUNT OF MAINTENANCE TO KEEP THEM IN GOOD WORKING ORDER. A PERIODIC CHECK OF THE MECHANICAL CONTROLS WOULD BE BENEFICIAL TO THE SUCCESS OF YOUR GAME.

2.1 CLEANING

The exterior of the game, all metal parts and all plastic parts can be cleaned with a non-abrasive cleanser. Caution should be used when cleaning the glass, a dry cloth can cause scratches and result in a foggy appearance.

2.2 COIN DOOR

The Coin Door used in the "KRAM"™ game needs little or no maintenance. See Figure 2-1. If desired a special coin mechanism cleanser, that leaves no residue, can be obtained from your distributor. Refer to the manufacturers documentation if additional information is needed.




FIGURE 2-1 COIN DOOR

2.3 FUSE REPLACEMENT

This game contains 8 fuses. Seven of these fuses can be found on the Power Supply Assembly, five (5) are on the PCB and two (2) are on the Power Supply Bracket. One (1) is located at the bracket where the AC line cord comes into the cabinet. See Figure 2-2 for locations of these fuses.




FIGURE 2-2 FUSE REPLACEMENT

If you need to remove the Video Monitor, follow the instructions listed below:

CAUTION

It is recommended the game be left disconnected for at least one hour before removing the Video Monitor. This will probably discharge the Video Tube but EXTREME CAUTION is still necessary.

- Disconnect power from the line voltage
- Disconnect the Monitor cable connector.
- Remove the wire cable clamp.
- Take out the two side bolts, one on each side of the cabinet.
- Remove the four mounting bolts and disconnect the green ground wire.
- Slide the Monitor out by pulling the Monitor toward you.

CAUTION

Use EXTREME CAUTION and do not touch electrical parts of the Monitor Yoke area with your hands or with any metal object in your hands! High Voltages may exist in any Monitor, even with power disconnected.





FIGURE 2-3 MONITOR REMOVAL

2.6 COVER GLASS REMOVAL

To remove the Cover Glass follow the instructions listed below:

1. Remove the Control Panel.
2. Loosen three (3) screws on the Cover Glass, front bracket.
3. Open the Service Door and remove the (Rear) Cover Glass Bracket.
4. Slide the glass out through the Service Door.






FIGURE 2-4 COVER GLASS REMOVAL

2.6 PRINTED CIRCUIT BOARD REPLACEMENT

You may wish to remove the "KRAM"™ printed circuit board, Video Processor (08-00001-002), Data/Sound Board (08-00002-002), or ROM I/O Board (08-00030-001) for servicing. Refer to Figure 2-5. The "KRAM"™ Printed Circuit Boards (PCB) are located on the inside of the rear service door for easy access.

1. Open the Rear Service Door, the power will automatically be removed by the Interlock Switch located on the inside of the door frame.
2. Disconnect the connectors from the board or boards you wish to remove.
3. Disconnect the ribbon cable, connecting the boards by spreading eject latches on the connector.
4. Remove the screws for the board you wish to remove.

2.7 POWER SUPPLY

The Power Supply produces all the necessary game voltage requirements. Refer to Figure 2-6 while reading the following circuit description.




FIGURE 2-6 POWER SUPPLY

2.7.1 AC INPUT

The AC Input Voltage is applied to the main Power Supply via the AC Line Cords, Line Filters, Line Fuse, Power Switch and Interlock Switch. Different Line Cords are used for 120V and for 240V. The Line Fuse is located on the Line Cord Assembly near the Strain Relief. A Voltage Programming Block is located on the primary side of the Transformer to compensate for high/low voltage conditions. The following line voltages may be made by inserting the appropriate Programming Plug.

| Line Voltage | | Line Fuse |
|---------------|---------|-----------|
| 100 VAC ± 10% | 50/60Hz | 3 AMP |
| 120 VAC ± 10% | 50/60Hz | 3 AMP |
| 200 VAC ± 10% | 50/60Hz | 1.5 AMP |
| 220 VAC ± 10% | 50/60Hz | 1.5 AMP |
| 240 VAC ± 10% | 50/60Hz | 1.5 AMP |

TABLE 2-1 LINE VOLTAGE

CAUTION

For continuous protection against fire hazard, replace only with a fuse of the same type having the same electrical rating.

There are five secondary sources. Three go to the Regulator PCB providing +5VDC, +12VDC, -12VDC and -5VDC. The other two are fused 6.3VAC used for the incandescent lighting and fused 120VAC used for the monitor, and in certain models for a fluorescent lamp and fan. These secondary fuses are located on the bracket adjacent to the Power Transformer.

| Circuit | Secondary Fuse |
|---------|----------------|
| 120VAC | 2.0AMP SLO-BLO |
| 6.3VAC | 2.5AMP |

TABLE 2-2 SECONDARY FUSES

2.7.2 -5VDC AND -12VDC REGULATORS

The AC Input for the negative voltages comes into the Regulator PCB on J1-5 and J1-6 from the Transformer. Fuse F3 protects against short circuits. The AC Voltage is then full wave rectified by BR3 and filtered by C16. The raw DC is then applied to Reg 1, a three terminal -12V Regulator. The output of this Regulator is the -12VDC output for the system and is also the input voltage for Reg 2, a -5V Regulator. The output of this Regulator is the -5VDC for the system.

Capacitors C17, C18, C19 are to improve the transient response and stability of the minus voltage regulator. Diodes D8 and D9 provide protection against C18 and C19 being shorted through the Regulator.

Resistors R34 and R35 provide current limiting for LED'S 3 and 4 which will light when there is voltage present at the regulation outputs.

2.7.3 +5VDC REGULATOR

The AC Input for the +5VDC Regulator circuit comes in on J1-4 and J1-2, via F1 into BR1 full wave rectifies the AC Input. This raw DC is applied to the collectors of (2) series pass transistors, mounted on the Heat Sink Assembly. The regulation is done by U3, which is a voltage regulator whose output controls the gain of Q5, which in turn controls the gain of the series pass transistors. The emitter of the series pass transistor return to the Regulators PCB and through R11 and R12, which serve to force current sharing between the series pass devices. The voltage at the output of R11 and R12 are the +5VDC for the system. R11 and R12 are voltage set and current foldback adjustments respectively. These are factory adjusted to 5V $\pm .25V$ at 7AMPS.

Q8, D3 and R20 comprises a SCR-Type Crowbar Circuit which will trigger when the DC output voltages rise above 5.8V. Once the SCR fires, the Power Supply has to be turned off to reset the device. R19 is a current limiter for the voltage indicator LED 1. R16 is used to set up the output voltage of the Regulator. C8, D2, R13 and Q4 delay the start up of the 5V Regulator to allow the -5VDC Regulator to stabilize first.

2.7.4 +12VDC REGULATOR

This circuit is essentially the same as the 5V Regulator described above. The AC current comes in on J1-3 and J1-4, via fuse F2 into BR2. The AC is rectified by BR2 and filtered by C9. The raw DC is fed into a single series pass transistor on the Heat Sink Assembly and also powers the +12V and +5V Regulator. R28 and R25 are voltage set and current foldback and factory adjusted to 12 Volts $\pm .25V$ at 4AMPS. D7, Q9 and R31 are SCR Crowbar Circuits which trigger at 13VDC output which causes supply to go into current foldback. There is an RC delay as in the 5V circuit to delay the +12V rise time.

The reset circuit will output a 2sec active low MRST pulse at J3-14 J4-14 when the power is first turned ON and whenever power fails for more than 35ms.

The reset circuitry is comprised of a Dual Timer (556) and a fullwave type optical coupler across an AC secondary. The output of U1 is the input to one half of the 556 which is configured as a missing pulse detector. C1 and R3 determine the time before the output goes active. This is set for about 35ms. When two or more cycles are missing, the output of the first timer triggers the second timer which drives the MRST low for about 2 seconds. The timer constant for the second timer is set for R4 and C6.

Power on reset is generated by C4, and R39 and D12 on the trigger input of the second timer. Q3 inverts the signal out of the 556 so it is active low. R7 insures MRST is low while the power is rising.

2.7.6 POWER SUPPLY ADJUSTMENTS

VOLTAGE Adjust voltages on +5V and +12V for +5.00V to +5.05V and -12.00V to +12.05V.

CURRENT LIMITER Adjust control (5I and 12I) counterclockwise until voltage just changes, then turn control clockwise until voltage goes back to original value with pointer, mark position of arrow on potentiometer then turn control until beginning of 1st notch is aligned with the pointer. On the controls with the Blue Disk turn approximately 30°.





FIGURE 2-7 CURRENT LIMIT ADJUSTMENT

NOTE: If Voltage adjustment will not bring voltage up, set current limit adjustment to $\frac{1}{2}$ value.

2.8 CMOS RAM

If when powering the game up, it will not come up because the battery is low. The following Procedure should be followed. Open the Back Door of the game, pull W1 out on the Video Board (Blue Jumper). Wait 2 minutes, power back on and insert W1 back in. Open the Coin Door and pull out bottom Interlock Switch. If the Language Select Frame does not come on the CRT, power down remove W1 again. Short pins 18 and 9 on U85, power back on and insert W1 back in. Leave the game on for 12 hours. If this Procedure does not work when you turn the game back on the battery may need to be replaced.

2.9 TEST POINTS

The following is a list of Test Points to be used when troubleshooting.

DATA/SOUND BOARD

| | | |
|-------|-------------|-------------------------------|
| DTP1 | E | (Master Clock) |
| DTP2 | Q | (Master Clock) |
| DTP3 | LIC | Last Instruction Complete |
| DTP4 | SA 15 | (Address Line) |
| DTP5 | DA 15 | (Address Line) |
| DTP6 | Voice Clock | |
| DTP7 | SBSC | (Sound Processor Data Enable) |
| DTP8 | DBSC | (Data Processor Data Enable) |
| DTP10 | +5V | |
| DTP11 | Ground | |

TABLE 2-3 DATA/SOUND BOARD TEST POINTS


VIDEO BOARD

| | | |
|------|--------|---------------------------|
| VTP1 | Invert | |
| VTP2 | 10MHZ | |
| VTP3 | VQ | (Clock Video Processor) |
| VTP4 | VE | (Clock Video Processor) |
| VTP5 | EXTAL | (External Clock) |
| VTP6 | LIC | Last Instruction Complete |
| VTP7 | VBSC | (Video Data Enable) |
| VTP8 | VA 15 | (Address Line) |

TABLE 2-4 VIDEO BOARD TEST POINTS

If you ground any Data Enable Test Point (DTP7, DTP8, VTP7) the related processor will receive NO-OP and the address line will act like a 16 Bit Counter.

NOTES



Theory of Operation

3

THIS SECTION PROVIDES A TECHNICAL DESCRIPTION OF THE "KRAM"™ GAME. THE GAME ELECTRONICALLY CONSISTS OF PRINTED CIRCUIT BOARDS, TV MONITOR, POWER SUPPLY, AND SPEAKERS WHICH ARE DESCRIBED IN DETAIL IN THE FOLLOWING TEXT.

3. THEORY OF OPERATION

3.1 GENERAL

The TAITO AMERICA CORPORATION'S arcade video system game is an advanced multiprocessor based circuit utilizing the Motorola 6809E microprocessor.

The system is organized in three logical blocks:

- A. The Data Processor, which supervises the operation of the entire system.
- B. The Video Processor, which performs all screen based functions, such as playfield image motion, line drawing, etc.
- C. The Sound Processor, which generates sounds under the direct control of the Data Processor.

In order to facilitate easy inter-system communications, the Data and the Video Microprocessor run synchronously using clock and timing signals developed on the Video Board. For this reason, discussion will begin by examining the Video Board.

3.3 VIDEO BOARD

3.2.1 SYSTEM CLOCK

The fundamental system clock is developed by the 20MHZ crystal, inverters U24 and U39, and components. The 20MHZ signal is divided by the high speed flip flop U38 to obtain a 10MHZ main clock with a precise 50 percent duty cycle. This 10MHZ signal generates all other fundamental timing signals for the video system including the Data Processor. IC23 divides the 10MHZ signal to obtain 5MHz, 2.5MHz and CCLK, and their respective inversions. IC's U9, U37, and U38 combine these signals, presenting them to U25, which synchronizes the output signal to the system 10MHz clock. This circuit produces waveforms whose active edges are synchronized to 15ns worst case, 2ns average.

The characteristics of the clock circuit may be noted by reference to the Timing Diagram, Figure 3-1.




FIGURE 3-1 CLOCK TIMING

3.2.2 SCREEN RAM

The Video Processor controls a Screen RAM of 256 X 256 pixels with 8 bits per pixel. In order to access of this information, the screen is divided into two pages, top and bottom, chosen under software control. These pages are both addressed at 0000 - 7FFF with address 0 corresponding to the lower left corner of the screen (horizontal scan). All CRT accesses to this RAM are transparent to the processor and the RAM may be read or written any time. The timing of the Screen RAM and the eventual scan is controlled by a 6845/6545/46505 CRT Controller Chip. Its address outputs are gated by U19, U20, U50, or U51 for inversion when used in a Cocktail table mode. The scan addresses are multiplexed with the address present on the microprocessor address bus by U35, U52, U53 and U54 for standard RAS-CAS accessing. The desired bank of memory is addressed by U87, a one of four decoder.

Data written into the Screen RAM comes directly from the system data bus, buffered by 33 Ohm resistors. If a processor read is taking place, the data is placed on the data bus by U77, U78, U79 and U80. First byte, screen reads are latched by 374's U91, U92, U93 and U94. A second byte screen read is then performed and this data, together with the data from the first screen read latched by the 374's is loaded into the eight (8) 74LS299 shift registers. These registers may be shifted in either direction for cocktail table implementation. The byte stream then proceeds to the Color RAM.

| | ADDRESS | VIDEO BOARD MEMORY MAP |
|----|---------|---------------------------------------|
| A. | \$8000 | Dual Port RAM |
| B. | \$8400 | CMOS Batter Backup Memory |
| C. | \$8800 | LED Output and Color RAM Page Select |
| D. | \$8C00 | Data FIRQ Activation Address |
| | \$8C01 | Video FIRQ Deactivation Address |
| E. | \$9000 | Color RAM |
| F. | \$9402 | Address Latch Hi-Byte |
| | \$9403 | Address Latch Lo-Byte |
| | \$9400 | Address Latch Indexed Screen Location |
| G. | \$9800 | Scan Line Readback Location |
| H. | \$9C00 | CRT Controller Base Address |

TABLE 3-1 VIDEO BOARD MEMORY MAP
(\$ = HEXADECIMAL)

3.2.3 DUAL PORT RAM

This RAM may be accessed in its entirety by either processor. This is arbitrated as follows:

1. The Data Processor runs in quadrature with (one quarter clock cycle ahead of) the Video Processor. In other words, E is inverted for use as DQ, and Q becomes DE. Refer to Timing Diagram, Figure 3-2.
2. The Data Processor, by nature of this timing, accesses the Dual Port RAM $\frac{1}{4}$ cycle before the Video Processor. At this point the Video Processor is guaranteed to not be accessing the RAM. The Data Processor access is flagged by U36, which causes a cycle to be stolen from the Video Processor's main clock, VQ and VE.
3. The Video Processor is unable to access the Dual Port RAM unless the Data Processor is not accessing it as it will not be receiving clocks during that time. The cycle steal is accomplished by the generation of signal DPMUX by U36. This signal directly steals the cycle, and also folds over multiplexers U5, U6 and U21, switching the address lines, R/W and gating signals. U1 and U2 gate the data to or from the desired Processor. U22 insures that no spurious writes are generated during foldover.




FIGURE 3-2 PORT RAM TIMING

3.2.4 CMOS RAM

The CMOS RAM is implemented for use as both a battery back-up storage area and a work area for the Video Processor. The gating U100, U101, U102 and U103 insure that writes to the block of RAM from \$8700 - 87FF cannot be performed unless the Coin Door is open (J19-2 grounded). The 3.6V NiCAD battery is trickle charged by Q8, R64 and R65 when the system is powered. When turned off, supply current for U85, U86 and U100 is provided by this battery. U100 is included to solidly gate the MRST signal and prevent invalid operations during power Up and Down.

LED and Color RAM Page Latch, U72, is addressed at address \$8800. The upper six bits drive LED'S on the circuit board for diagnostics which cannot be done through the screen. The lower 2 bits select the Color RAM page and will be discussed later.

3.2.5 BI DIRECTIONAL FIRQ CAPABILITY

To provide for immediate inter-system communication on demand a Bi-Directional FIRQ capability has been provided. Any access of address \$8C00 by the Video Processor will generate a FIRQ to the Data Processor will remove a FIRQ generated by the Data Processor to the Video Processor. This is accomplished by U7, U8 and U9.

3.2.6 COLOR RAM

The Color RAM is used as a translation matrix so that a number of different pixel values may access a given color, or to change the color of a given area of the screen without rewriting the Screen RAM. The serial bit stream, eight bits wide comes from the shift registers of the Screen RAM to be presented to multiplexers U55, U73 and U74. These select between the Video Processor bus and the serial bit stream. As processor access times are considerably greater than the basic bit time (200ns), it is necessary to access through U75, and serial output is latched by U76. This Data Stream is converted to a color pallet of 64 colors and four intensities. When the serial bit is selected for access, the two high order bits are provided by the LED output latch. This allows the Programmer to select between four pages of RAM rapidly.

3.2.7 ADDRESS LATCH CIRCUITRY

Two methods of Screen Memory Address are provided:

1. A 16 bit address may be written into latch U70 and U71 addressed at \$9402 and \$9403. The addressed location may be accessed by reference to location \$9400.

may be directly addressed by reference to locations \$0000 - \$7FF. U36, U70 and U71 latch the address. U36 is used in conjunction with U70 as U70 and U71 are tri-stated when inactive. The screen address deposited on the LA Bus by U84 and U98 for Processor Bus accesses, and by U70 and U71 for latched address. Decoding is performed by U87 and U88.

3.2.8 SCAN LINE READBACK

When read, this location is the number of the scan line currently being drawn by the beam. U34 latches the last row address drawn and U101 prevents erratic updating at the end of a horizontal line. There are 256 valid scan lines 00 - FF.

3.2.9 CRT CONTROLLER

The 6845/6545/46505 is a software programmable sync and scan generator. It has two ports based at \$9C00 and \$9C01. It is recommended that the reader consult Motorola, Hitachi, Rockwell, or Synertek supplied documentation.

Register initialization are as follows:

| Register | Description | Initialization (decimal) |
|----------|--------------------------|--------------------------|
| R0 | Horizontal total-1 | 40 |
| R1 | Horizontal displayed | 32 |
| R2 | Horizontal sync position | 35 |
| R3 | Sync pulse width | 03 |
| R4 | Vertical total-1 | 31 |
| R5 | Vertical hold adjust | 17 |
| R6 | Vertical displayed | 32 |
| R7 | Vertical sync position | 32 |
| R9 | Scan lines per row-1 | 07 |

TABLE 3-2 REGISTER INITIALIZATION

3.3 DATA/SOUND BOARD

The Data Processor runs synchronously to the Video Processor, as was described in this Section (Dual Port Memory). All basic timing signals originate on the Video Processor Board and are bused onto the Data Processor Board. This Sound Processor and Amplifier circuitry also resides on this board.

3.3.1 MEMORY MAP

The following devices are available for access to the Data Processor.

| | | |
|----|--------|--------------------------------|
| A. | \$8000 | Dual Port Memory |
| B. | \$8400 | Local Memory |
| C. | \$8800 | ACIA Base Address |
| D. | \$8C00 | Video FIRQ Activation Address |
| | \$8C01 | Data FIRQ Deactivation Address |
| E. | \$9000 | Sound PIA |
| F. | \$9400 | Game PIA 1 |
| | \$9900 | Game PIA 2 |
| | \$9C00 | Game PIA 3 |

TABLE 3-3 DATA/SOUND MEMORY MAP
(\$ = HEXADECIMAL)

3.3.2 DUAL PORT MEMORY

See discussion of Dual Port Memory under Video Processor Heading (Section 3.2).

3.3.3 LOCAL MEMORY

This is a 1K block of memory, U15 and U16, provided for scratch and work area for the Data Processor.

3.3.4 ACIA

A Motorola 6850 ACIA has been provided for diagnostic and other communications. Timing is generated by crystal oscillator Y1-U23 and prescaled by U27 and U26. SW1 may be configured to allow one of eight baud rates (2 speeds may be software selected in the ACIA). Correct RS-232 levels are provided by U25 and U21.

3.3.5 BI-DIRECTIONAL FIRQ CAPABILITY

Any access of \$8C00 will generate a FIRQ to the Video Processor. Any access of \$8C01 will remove FIRQ generated by the Video Processor to the Data Processor. This is accomplished by U7, U8 and U9 which resides on the Video Board.

3.3.6 SOUND PIA

Both Ports of PIA U20 have been dedicated to the control of the Sound Processor. Port A is used to select a sound number, which is initiated by strobbing the U20 (CA2) - U8 (CA1) interrupt. Port B is used to control the amplitude of the generated sound to the Stereo Amplifiers. The output side B go to U24 and U28, which vary the ratio of the voltage divider across the noninverting inputs of U29 and U30. This allows balance control of the sound to coincide with real time events occurring on the screen.

3.3.7 GAME PIA'S

Three 6820's are provided for interfacing with Play Controls and Coin Door Switches. These are located on the Game Board and are accessed through a Jumber Cable J16 and J15 respectively.

3.3.8 SOUND PROCESSOR

A motorola 6802 resides on the Data Board for generation. This processor runs at 3.68MHz and accesses only two devices. PIA'S U7 and U8. U8 as mentioned previously, interface to the Data Processor. It is also the digital to analog output of the Sound Processor. Data from Port B is presented to U13. The current based output is converted to a voltage output by Q1, and controlled in amplitude by a potentiometer placed across J8. Speech circuitry is mixed with sound by R9, and the sum is sent to the Amplifiers. U7 controls the speech synthesis chip U19. The speech signal is shaped and filtered by the multipole bandpass filter U18.

3.4 ROM/I/O/BOARD

This board contains the Program ROM for both the Data, Video and Sound Processors, along with the PIA'S needed to interface control coils, lamps, etc.

3.4.1 GAME PIA'S

Three Game PIA'S are located on the board \$9400, \$9900, \$9C00. These devices, U11, U20 and U30 respectively, interface through noise control circuits A or B filbers for those lines dedicated to inputs. Eleven (11) High Current Drivers have been provided utilizing circuit C. Each of these is capable of switching a 1.5 AMP/24Volt load to ground.

3.4.2 ROM'S

Eight ROM locations are provided for the Data Processor, U12 - U19. These are selected by U21. Eight ROM'S U3 - U10 selected by U2 are dedicated to the Video Processor. Sounds are supported by ROM'S U25, U26, U27, with select U28.

ROM Bank U3 - U10 may consist of either 2716 or 2732 type EPROMS as determined by a jumper plug inserted in U1. It is assumed that all such EPROMS in the bank are of the same type. Likewise, ROM Bank U12 - U19 is determined by jumper plug at U22 ROM Bank jumpering for 2716's is as follows: Pin 1-14, 2-13, 3-12, 4-11 and 5-10. The highest Address EPROM is U10, U19 or U27 in each bank with addresses of adjacent sockets progressing downward in \$800 byte blocks.

Jumpering for 2732's is as follows: Pin 2-14, 3-13, 4-12, 5-11 and 6-10. The highest Address EPROMS is U10, U19 or U27 in each bank with addresses or adjacent sockets progressing downward in \$1000 byte blocks.




Illustration & Parts Lists

4

FIGURE 1

| ITEM | TAITO PART NO. | DESCRIPTION |
|------|-------------------|------------------------|
| 1 | .27-00006-001 | Lamp #47 |
| 2 | 26B00009-001 | Bayonet Base Socket |
| 3 | 61D00112-001 | Marquee Lighting Plate |





FIGURE 2

| ITEM | TAITO PART NO. | DESCRIPTION |
|------|-------------------|-----------------|
| 1 | 63B00031-001 | Ball & Shaft |
| 2 | 63A00033-001 | Mask |
| 3 | 63C00027-001 | Mounting Plate |
| 4 | 62C00002-001 | Shock Mount Pad |
| 5 | 63C00028-001 | Switch Plate |
| 6 | 63A00030-001 | Actuator |
| 7 | 61A00078-001 | "L" Bracket |
| 8 | 63A00026-001 | Switch Spacer |
| 9 | 29B00018-001 | Leaf Switch |
| 10 | 63A00029-001 | Spacer |




CONTROL PANEL

FIGURE 3

| ITEM | TATIO PART NO. | DESCRIPTION |
|------|-------------------|--------------------------------|
| 1 | 63B00031-001 | Ball & Shaft |
| 2 | 63B00024-003 | Push Button (Yellow) |
| 3 | 07M00051-004 | Control Panel |
| 4 | 63B00024-001 | Push Button (White) |
| 5 | 63C00025-001 | Switch Support |
| 6 | 54A07001-008 | Stamped Nut $\frac{5}{16}$ -11 |
| 7 | 29B0016-001 | Leaf Switch |
| 8 | 42D00017-001 | Dash Panel |
| 9 | 63D00032-006 | Control (8-Way Leaf Switch) |
| 10 | 63B00030-001 | Actuator |
| 11 | 59B00020-017 | "E" Ring |
| 12 | 61A00015-001 | Strike Hook |
| 13 | 42B00106-001 | Cleat |
| 14 | 63D00076-001 | Decal, Lexan |

CONTROL PANEL

FIGURE 3




DOOR ASSEMBLY**FIGURE 4**

| ITEM | TAITO PART NO. | DESCRIPTION |
|------|-------------------|---------------------------|
| 1 | 04-00037-002 | Lock Kit |
| 2 | 61B00142-001 | Lock Rod Assembly |
| 3 | 01D00079-001 | P.C. Board Mounting Plate |
| 4 | 61A00111-001 | Rod Lock Bracket |
| 5 | 08-00029-001 | Game P.C. Board Assembly |
| 6 | 79-00031-001 | L.E.D. Values Sheet |

NOTES

DOOR ASSEMBLY

FIGURE 4




CABINET ASSEMBLY UPRIGHT FRONT VIEW

FIGURE 5

| ITEM | TAITO PART NO. | DESCRIPTION |
|-------------|---------------------------|-----------------------------|
| 1 | 07M00055-002 | Incandescent Panel |
| 2 | 63B00006-001 | 63B00006-003 "U" Channel |
| 3 | 47D00012-005 | Marquee |
| 4 | 61C00115-001 | Marquee Retaining Bracket |
| 5 | 61D00012-001 | Lower Cover Glass Bracket |
| 6 | 07M00052-004 | Control Panel Assembly |
| 7 | 07-00115-001 | Coin Door |
| 8 | 61B00113-001 | Switch Bracket |
| 9 | 07M00057-001 | Service Switch Assembly |
| 10 | 29-00022-001 | Slide, Center Return Switch |
| 11 | 29B00015-001 | Interlock Switch |
| 12 | 61B00114-001 | Interlock Switch Bracket |
| 13 | 59-00008-001 | Latching Clamp |
| 14 | 63B00002-004 | "T" Molding |
| 15 | 29A00023-001 | Power ON/OFF Switch |
| 16 | 41D00015-001 | Finish Cabinet |
| 17 | 07M00116-001 | Volume Control Assembly |
| 18 | 61C00212-001 | Volume Control Bracket |
| 19 | 29-00026-001 | Switch Interlock Non Cheat |

CABINET ASSEMBLY UPRIGHT FRONT VIEW

FIGURE 5



CABINET ASSEMBLY UPRIGHT REAR VIEW

FIGURE 6

| ITEM | TAITO PART NO. | DESCRIPTION |
|------|-------------------|---------------------------|
| 1 | 21C00003-001 | Speaker 6" round |
| 2 | 61B00009-001 | Speaker Grill |
| 3 | 41D00015-001 | Finished Cabinet |
| 4 | 81C00006-001 | Upper Cover Glass Bracket |
| 5 | 63S00053-001 | Monitor Shroud |
| 6 | 61D00208-001 | Monitor Mounting Bracket |
| 7 | 27-00006-001 | #47 Bulb, Lighted Instr. |
| 8 | 26-00008-001 | Socket, Snap-on Bayonet |
| 9 | 47D00016-002 | Cover Glass |
| 10 | 44C00001-001 | Wheels |
| 11 | 63C00005-004 | "L" Molding |
| 12 | 07M00042-001 | A/C Line Cord Assembly |
| 13 | 63C00005-002 | "L" Molding |
| 14 | 61B00030-002 | Interlock Bracket |
| *14A | 59B00045-001 | Switch Barrier |
| 15 | 29B00015-001 | Interlock Switch |
| 16 | 07M00039-001 | Power Supply |
| 17 | 61C00054-001 | Cash Box Lid |
| 18 | 31-00004-001 | 19" (Horz.) Color Monitor |
| 19 | 63-00019-001 | Cash Tray Separator |
| 20 | 61-00039-001 | Cash Tray Handle |
| 21 | 61C00060-001 | Cash Box |
| 22 | 63-00010-001 | Cash Tray (Only) |
| 23 | 07M00054-001 | Cash Tray Assembly |
| 24 | 42C00013-001 | Monitor Support Cleat |
| 25 | 08M00002-002 | Data/Sound P.C.B. |
| 26 | 61B00142-001 | Lock Rod Assembly |
| 27 | 08M00030-001 | ROM/10 P.C.B. |
| 28 | 04M00037-002 | Lock Kit |
| 29 | 08M00001-002 | Video Processor P.C.B. |
| 30 | 61D00079-001 | P.C.B. Mtg. Plate |

NOTE:

Item not shown on drawing

CABINET ASSEMBLY UPRIGHT REAR VIEW

FIGURE 6





FIGURE 7



POWER SUPPLY

FIGURE 7

| SYM | TAITO PART NO. | DESCRIPTION |
|------|-------------------|-----------------------------|
| REG1 | 15-57912-001 | Voltage Regulator 7912 |
| REG2 | 15-57905-001 | Voltage Regulator 79L05 |
| Q1 | 14-22905-001 | Transistor 2N2905 |
| Q2 | 14-22905-001 | Transistor 2N2905 |
| Q3 | 14-22905-001 | Transistor 2N2905 |
| Q4 | 14-22905-001 | Transistor 2N2905 |
| Q5 | 14-23055-001 | Transistor 2N3055 |
| Q6 | 14-22905-001 | Transistor 2N2905 |
| Q7 | 14-20030-001 | Transistor TIP-30A |
| Q8 | 14-26401-001 | SCR 2N6401 |
| Q9 | 14-26401-001 | SCR 2N6401 |
| J1 | 25-00022-006 | Connector, 1-380999-0 6Pin |
| J2 | 25-00022-008 | Connector, 350212-1 8Pin |
| J3 | 25-00002-014 | Connector, 09-60-1141 14Pin |
| J4 | 25-00002-014 | Connector, 09-60-1140 14Pin |
| | 24-10001-001 | Fuse Clips |
| | 30-00220-002 | Heat Sink Dual To-220 |
| | 30-00003-001 | Heat Sink Single To-3 |

NOTE:

*Components add to Rev B

**Changes in labeling components

DATA/SOUND PROCESSOR**FIGURE 9**

| Y/M | TAITO PART NO. | DESCRIPTION |
|-----|-------------------|--------------------------------|
| 29 | 15-50002-001 | Audio Amplifier (2002) |
| | 30-00001-001 | Heatsink to 220 |
| 30 | 15-50002-001 | Audio Amplifier (2002) |
| | 30-00001-001 | Heatsink to 220 |
| W1 | 29-00001-001 | Switch, DIP 4 Pole |
| 1 | 19-00002-001 | Crystal 7.3728 MHZ |
| I1 | 14-23904-001 | Transistor NPN, Silicon 2N3904 |
| 1 | 25-00002-004 | Connector 14 PIN Locking |
| 5 | 25-00001-001 | Connector Header 50 PIN |
| 6 | 25-00001-001 | Connector Header 50 PIN |
| 7 | 25-00002-005 | Connector 5 PIN Locking |
| 8 | 25-00002-005 | Connector 5 PIN Locking |
| 9 | 25-00003-001 | Connector RS232 |

SCHEMATIC








FIGURE 12
BOARD LAYOUT




**WIRING DIAGRAM
FIGURE 11**









VIDEO PROCESSOR







POWER SUPPLY SCHEMATIC

