T-46-23-08

MOS Memories

FUJITSU

■ MB81C68-35, MB81C68-45

16,384-Bit Static Random Access Memory with Automatic Power Down

Description

The Fujitsu MB81C68 is a 4,096 word x 4-bit static random access memory fabricated using C-MOS silicon gate technology. This device is fully static and requires no clock or timing strobe. All plns are TTL compatible, and a single +5 volt power supply required.

A separate chip enable (Ē) pin simplifies multipackage system design. It permits the selection of an individual package when outputs are OR-tied. Furthermore, when selecting a single package by Ē, the other deselected devices automatically power down.

The MB81C68 offers the advantages of low power dissipation, low cost, and high performance.

Features

- Organization:
- 4,096 words x 4-bits

 Static operation: no clocks
 or timing strobe required
- or timing strobe required
 Fast access time:
 TAVQV = TELQV =
 35 ns max. (MB81C68-35)
 TAVQV = TELQV =
- 45 ns max. (MB81C68-45)
 Single +5V supply
 ±10% tolerance
- TTL compatible inputs and outputs
- Low power consumption: 385 mw max. (operating) 138 mw max. (standby)
- Three-state outputs with OR-tie capability
- Chip enable for simplified memory expansion, automatic power down
- All inputs and outputs have protection against static
- charge ■ Standard 20-pin DIP package
- package
 Pin compatible with Fujitsu
 MB8168


Coyamic Packags
Cordip
DIP-2DC C03

Plastic Package
DIP-2DP-M01

LCC-20C-F01

This device contains circuitry to protect the inputs egainst damage due to high static voltages or electric fields. However, it is advised that normal precartions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

MB81C68 Block Diagram and Pin Assignments



Absolute Maximum Ratings (See Note)

Rating	Symbol		Value	Unit
Supply voltage	v _{cc}		-0.5 to +7	٧
Input voltage on any pin with respect to V _{SS}	V _{IN}		-3.5 to +7	٧
Output voltage on any DQ pin with respect to V _{SS}	V _{out}		-0.5 to +7	V
Output current	lout		±20	mA
Power dissipation	P _D		1.0	w
Temperature under bias	T _{BIAS}		-10 to +85	°C
Storage temperature	T _{STG}	Ceramic	-65 to +150	°C
		Plastic	-45 to +125	-0

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

FUJITSU

Recommended Operating Conditions (Referenced to V_{SS})

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	٧
Input low voltage	V _{IL}	-0.5*		0.8	٧
Input high voltage	V _{IH}	2.2		6.0	٧
Ambient temperature	TA	0		70	°C

Note: *-2.0V min for pulse width less than 20 ns.

Capacitance (T_A = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit
Input capacitance (V _{IN} = 0V)*	C _{IN}		7	pF
DQ capacitance (V _{I/O} = 0V)*	C _{I/O}		7	pF

Note: "This parameter is sampled and not 100% tested.

DC Characteristics (Recommended operating conditions unless otherwise noted.)


Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Input leakage current	$V_{IN} = 0V \text{ to } V_{CC}$	l _{Ll}	-10		10	μА
Output leakage current	$\overline{E} = V_{IH}$, $V_{I/O} = 0V$ to V_{CC}	lo	-10		10	μΑ
Active (DC) supply current	I _{OUT} = 0 mA	I _{CC1}			50	mA
Operating supply current	I _{OUT} = 0 mA, cycle = min	l _{CC2}			70	mA
Standby supply current	E = V _{CC} V _{IN} = V _{SS} or V _{CC}	I _{SB1}			15	mA
Standby supply current	E = V _{IH}	I _{SB2}			25	mA
Output low voltage	I _{OL} = 8 mA	V _{OL}			0.4	٧
Output high voltage	I _{OH} = -4 mA	V _{OH}	2.4	_		٧

AC Characteristics (Recommended operating conditions unless otherwise noted.)


Read Cycle						
	Symbol	MB81C68-35		MB81C68-45		
Parameter		Min	Max	Min	Max	Unit
Read cycle time	TAVAX	35	-	45		ns
Address access time	TAVQV		35		45	ns
Chip enable access time	TELQV		35		45	ns
Output hold from address change	TAXQX	5		5		ns
Output hold from E	TEXQX	0		0		ns
Power up from E	TELIH	0		0		ns
Chip enable to output in low-Z	TELQX	5	•	5		ns
Chip deselection to output in high-Z	TEHQZ	0	15	0	20	ns
Power down from E	TEHIL		30		40	ns

Read Cycle Timing Diagrams'

Read Cycle: Address Controlled'2



Read Cycle: E Controlled'3



NOTES: "1 \overline{W} IS HIGH FOR READ CYCLE.
"2 DEVICE IS CONTINUOUSLY SELECTED, $\overline{E}=V_{IL}$.
"3 ADDRESS VALID PRIOR TO OR COINCIDENT WITH \overline{E} TRANSITION LOW.


FUJITSU

AC Characteristics (Continued) (Recommended operating conditions unless otherwise noted.)

Write Cycle	Symbol	MB81C68-35		MB81C68-45		
Parameter		Min	Max	Min	Max	Unit
Write cycle time	TAVAX	35		45		ns
Chip enable to end of write	TEIWH	30		35		ns
Address valid to end of write	TAVWH	30		35		ns
Address setup time	TAVWL, TAVEL	0		0		ns
Write pulse width	TWLWH	30		35		ns
Data setup time	TDVWH	20		20		ns
Write recovery time	TWHAX, TEHAX	0		0		ns
Data hold time	TWHDX	0		0		ns
Output high-Z from W	TWLQZ		15		15	ns
Output low-Z from W	TWHQX	5		5		ns

Write Cycle Timing Diagram

Write Cycle: W Controlled'1'2




AC Characteristics

(continued) (Recommended operating conditions unless otherwise noted.)

Write Cycle Timing Diagram

3749762 FUJITSU MICROELECTRONICS

Write Cycle: E Controlled'1'2



DON'T CARE

AC Test Conditions

input puise levels:


0V to 3.0V

Input pulse rise and fall times: 5 ns (Transient time between 0.8V and 2.2V)

Timing measurement reference levels: Input: 1.5V

Output: 1.5V


Output Load:




FUJITSU

Package Dimensions Dimensions in inches (millimeters)

20-Lead Ceramic (Cerdip) Dual In-Line Package (Case No.: DIP-20C-C03)




20-Lead Plastic Dual in-Line Package (Case No.: DIP-20P-M01)



Package Dimensions

(continued) Dimensions in inches (millimeters) 20-Pad Ceramic (Frit Seal) Leadless Chip Carrier (Case No.: LCC-20C-F01)



SHAPE OF PIN 1 INDEX: SUBJECT TO CHANGE WITHOUT NOTICE