Drawing Package Supplement

to

ASTEROIDS

Operation, Maintenance, and Service Manual

Contents of this Drawing Package

Game Wiring Diagram, Coin Door and Power Supply Microprocessor Video Generator Switch Inputs, Coin Counter, LED and Audio Outputs Sheet 1, Side A
Sheet 1, Side B
Sheet 2, Side A
Sheet 2, Side B


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL. Reproduction forbidden without the specific written permission of Atari, Inc. Sunnyvale, Cairfornia This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in or license to use, the subject matter of the drawing or any design or technical information shown thereon nor any right to reproduce this drawing or any partition of the produced the strain of the produced and for manufacture by vendors of Atari, Incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.







© 1979 Atari, Inc.


ASTEROIDS WIRING DIAGRAM (035156-02 A)







VIDEO POWER SUPPLY WIRING DIAGRAM (034633-01 B)



(10.3VDC) (10.3VDC) 2 (10.3 VDC) 3 (GND) 4 26,000uf (GND) 5 (36 VAC)(HI) R 6 (36 VAC)(LO) 7 (6.3 VAC)(HI) 8 (6.3 VACXLO) <u>Y</u> 9 (65VAC)(HI) 11 (X-Y RTN) GY 12 (65 VAC)(LO)BN/W 13 15 В В

ge by indicated revision

٠, ،

SSY MAY HAVE WIRE COLORS AS SHOWN SO AS FOLLOWS: ONE BLACK WIRE (AC), IRE (GND), AND ONE WHITE WIRE (NEUTRAL).

REGULATOR/AUDIO PCB SCHEMA

Regulator/Audio PCB 034485-01 G

The Regulator/Audio PCB has the dual functions of regulating the +5 VDC logic power to the game PCB and amplifying the audio from the game PCB.

Regulator Circuit

The regulator consists of voltage regulator Q1, current source power transistor Q3 and Q3's bias transistor Q2. The regulator accurately regulates the logic power input to the game PCB by monitoring the voltage through high impedance inputs +SENSE and -SENSE. The inputs are directly from the +5 VDC and ground inputs to the game PCB. Therefore, the regulator regulates the voltage on the game PCB. This eliminates a reduced voltage due to IR buildup on the wire harness between the regulator and the game PCB. Variable resistor R8 is adjusted for the +5 VDC on the game PCB once adjusted, the voltage at the input of the game PCB will remain constant at this voltage.

Regulator Adjustment


- 1. Connect a voltmeter between + 5 V and GND test points of the game PCB.
- 2. Adjust variable resistor R8 on the Regulator/Audio PCB for +5 VDC reading on the voltmeter.
- Connect a voltmeter between +5 V REG and GND on the Regulator/Audio PCB. Voltage reading shall not be greater than +5.5 VDC. If greater, try cleaning edge connectors on both the game PCB and the Regulator/Audio PCB.
- 4. If cleaning PCB edge connectors doesn't decrease voltage difference, connect minus lead of voltmeter to GND test point of Regulator/Audio PCB and plus lead to GND test point of game PCB. Note the voltage. Now connect minus lead of voltmeter to +5 REG test point on Regulator/Audio PCB and plus lead to +5 V test point on game PCB. From this you can see which harness circuit is dropping the voltage. Troubleshoot the appropriate harness wire or harness connector.

Audio Circuit

The audio circuit contains two independent audio amplifiers. Each amplifier consists of a TDA2002AV amplifier with a gain of ten. In Asteroids, the AUDIO DISABLE input to the PCB is permanently grounded. Therefore, this audio circuit is always on, even while the game is in the attract mode.

The audio circuit is repeated on Sheet 2, Side B, including more information about its operation.

TIC (034485-01 G)




LIFE SOUND **NOISE RESET** 000 VECTOR RAM AAA A AAA A A A A A A D D **VECTOR ROM** Ď Ď D D D D PROGRAM

RCUITRY

RAM is the temporary storage space for IPU and is enabled when ZPAGE (Zero enable) is low. When R/WB (from the is low, the RAM stores the data byte in-DBO thru DB7) at the location addressed MPU address bus (ABO thru AB7). When is high, the MPU reads the stored data at the addressed location.

e signal RAMSEL, when low, has the efof swapping pages 2 and 3 within the This allows greater programming flex-



-04 P.C. Boards (ROMs)	-05 and -06 P.C. Boards (ROMs)									
035143-02 C1	035143-02 E/F2									
035144-02 D/E 1	035144-02 H2									
035145-02 F1	035145-02 J2									


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyale, California. This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors of Atari, incorporated and for manufacture under the corporation is written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.



W A Warner Communications Company

Sheet 1, Side B ASTEROIDS Microprocessor

Section of 034986-01 thru -04 H 034986-05 and -06 B




The NMI (non-maskable interrupt) counter causes an interrupt at the NMI input of the MPU every 4 msec. The interrupt is derived by dividing 3 KHz by a factor of 12 through counter C5. The inter-

rupt occurs when pin 6 of inverter B5 goes low. During power-up, the NMI counter is disabled by RESET. During Self-Test, the NMI (1)(2)(3)(4)(5)(6)

FROM SWITCH INPUTS SHEET 2, SIDE B

ROM/PROM CIRCUITRY

Program Memory for the Asteroid tained in PROMs for the -01 version ROMs for the -02 version of the PC equivalent to four PROMs. All PROM a common enable must be removed ing with a ROM. For example, rem locations F2, H1, L2 and L1 before ROM at location F1.



RESE!----

n

ic

revision_

is disabled by TEST.

19 le 28 es /e

12 -it er C ne to


11

ne 15




denotes a test point

POWER INPUT




This circuitry consists of the PCE inputs and outputs for the +5 VDC logic power and 36 VAC input to the on board regulators. The +5 VDC inputs and outputs are discussed or Sheet 1, Side A of this schematic set.

The 36 VAC inputs are received by two full wave rectifiers. Diodes CR9 and CR10 rectify the negative cycle of the input and the 7915 regulates the voltage at -15 VDC. Diodes CR11 and CR12 rectify the positive pulse of the 36 VAC input and the 7815 regulates the voltage at + 15 VDC. The 7812 regulates at +12 VDC. The 7805 regulates an additional 5 VDC for the DACs. Zener diode CR14 supplies the +8.2 VDC for the sample and hold circuit. The +22V (unregulated) is used to power operational amplifiers P11 and L8 in the audio output.




CLOCK CIRCUIT




The clock circuit consists of verters and counters C4 and B4 crystal frequency down to the Asteroids game.


POWER RESET AN




During inital power-up, the delayed charging of capacitor C25 causes a preset of flip-flop D4 and a clear of counter D5. This results in holding RESET input to the MPU low. When the charge of C25 reaches about 1.5 VDC, preset and clear inputs are removed. Counter D5 counts to 128 at 3 KHz rate and RESET is removed (goes high) from the input of the MPU. This allows the logic power input to the PCB to stabilize before allowing the MPU to begin its initialization routine.

If the MPU program is operating properly, the MPU address decoding circuitry will output the WDCLR (Watchdog clear) signal at predetermined intervals. This serves to clear counter D5 before it counts up to the state that will create the RESET condition. If the MPU program strays from its intended sequence and does not output the WDCLR signal, counter D5 will count up to the RESET state and cause the MPU to return to its initialization routine.





DECODING CIRCUITRY




DMAGO

LS42 DECODER The address decoder performs the function of turning on or enabling the appropriate circuitry at the critical time, so that information can be transferred back and forth between the game circuitry and the MPU. The memory map below is for the Asteroids game.

If you are going to use the Automatic RAM/ROM Tester, please remember to remove MPU C3 and ground the WDOG DISABLE test point.

l																,								
5 A14	1 4131	Δ121	Δ11	ADDR A10	ESS	A8 1	A7 i	A6	A5 1	A4 I	A3 I	A2	A1 1	AO	R/W	 D7	D6 i	D5	DATA D4	D3	D2	D1	DO	FUNCTION
000	0 0 0	A12	A	710	0 1	1 0 1	A A A	4 4 4	A A A	A A A	A A A	A A A	4 4 4	444		000	D D D	D D D	م م م	D D D	D D D	D D D	000	ZERO & ONE PAGE RAM PLAYER 1 RAM PLAYER 2 RAM
0 0 0	1 1 1 1	0 0 0	0 0 0	0 0 0								0 0 0	0 1 1 0	1 0 1 0	A	0000					-			3 KHz HALT HYPERSPACE SW FIRE SW
0000	1 1 1 1	0 0	0000	0 0 1								1 1 1 0	0 1 1 0	1 0 1 0	R R R	0000								DIAG. STEP SLAM SW SELF TEST SW LEFT COIN SW
0 0 0 0	1 1 1 1	0000	0 0 0	1 1 1								0 0 0	0 1 1 0	1 0 1 0	RRRR	مممم					,			CENTER COIN SW RIGHT COIN SW 1 PLYR START SW 2 PLYR START SW
0 0 0	1 1 1 1	0 0 0	0 0 1	1 1 0								1 1	0 1 1 0	1 0 1 0	RRRR	000						٥	D	THRUST SW ROT RIGHT SW ROT LEFT SW OPT SW (SW8, SW7)
0 0	1 1 1	0 0	1 1	0 0									0 1 1	1 0 1	R R							۵۵۵	ם ם ם	OPT SW (SW6, SW5) OPT SW (SW4, SW3) OPT SW (SW2, SW1)
0 0 0	1 1 1 1	1 1 1	0 0 0	0 0 0	0 1 1										× × ×						D	D	D	DMAGO 2 PLYR START LAMP 1 PLYR START LAMP RAMSEL
0 0 0	1 1 1 0	1 1 1 1	0 0 0	0, 0 0	1 1 0										× × ×			D	D	D				COIN CNTRL LEFT COIN CNTRC CENTER COIN CNTRR RIGHT WDCLR
0 0 0	1 1 1 1	1 1 1	0 0 1 1	1 0 0	1 0 0										× × ×	D	D	D	D D	D D	D D	D	D	EXPLOSION PITCH EXPLOSION VOLUME THUMP VOLUME THUMP FREQUENCY
0 0 0	1 1 1 1	1 1 1 1	1 1 1	1 1 1	0 0							0 0 0	0 0 1 1	0 1 0 1	W W W	D D D								SAUCER SOUND SAUCER FIRE SOUND SAUCER SOUND SELECT SHIP THRUST SOUND
0 0	1 1 1	1 1	1 1 1	1 1 1	0 0 1							1	0	0	* * * * * * * * * * * * * * * * * * *	D D								SHIP FIRE SOUND LIFE SOUND NOISE RESET
	10	0	Q.	A	A	A	A	A	A	A	A A	A	A	A.	R	B	B	B	B	B	D	D D	B D	VECTOR RAM VECTOR ROM

dicated revision



ers count up or down. DVX11 is used multiplexers D10, E10, and F10.

ACX10 (X axis unmultiplexed digitaltre transferred to the output of the outputs of the latches on each rising the microcomputer clock circuitry), anals are sent to the digital-to-analog eo output.

outputs represent the physical placetor. The far left of the monitor screen e far right is 1023. Therefore, if the was greater than 1023, the monitor ide of the screen and start again on wraparound" condition. To prevent a select input from UNMDACX11 goes than 1023 or less than 0. This selects in the multiplexers to the DACs, forcthus keeping the beam on the apnstead of allowing it to wraparound. valid) outputs from the X and Y posiatched and gated together to enable valid). NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale California. This drawing is only conditionally issued, and neither receipt not possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any right to reproduce this drawing or any part hereon, nor any right to reproduce this drawing or any part hereof, except for manufacture by vendors of Atari, Incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.


Sheet 2, Side A




COCKTAIL ASTEROIDS
Video Generator
Section of 034986-XX G

A Warner Communications Company

X AND Y POSITION COUNTERS





ounter are two identical circuits. criptioidiscusses only the X position

contairate multipliers (J8 and K8), d E9), miltiplexers (D10, E10, and F10), and H11. The output of the down/up umberhat represents the horizontal nonitoscreen (or X axis), with 0 being and 103 being the far right side of the asing its binary number output will be righter left, respectively. The vector codes astructions from its memory, that da to alter the binary count of ways.

eset the counters to an entirely difevious:ontents. This will cause the catiomn the monitor screen instannew actor from a different starting ious votor ended. While the beam is "jumping" to this new position, the beam itself is turned off to prevent unwanted lines from appearing on the screen. To preset this new position into the counters, the state generator causes LDSTROBE to go low. At this time, a new 12-bit number (DVX0-11) is loaded into the counters from the vector generator memory data latches.

The state machine can also instruct these counters to count up or down any specific number of counts. This will cause the beam to move to the left or to the right a specific distance relative to where it was. During this beam movement, the beam is turned on with the desired intensity. This is the procedure used to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vector to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector generator memory data latches). This data contains information that determines how many clock pulses the counters will receive and whether the counters will count up or down.

DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to space the desired number of counter clock pulses at equal intervals over the time period that it will take to draw the desired vector. This insures that vectors of different lengths will still be displayed with the same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10


determines whether the counter to control the select input of m

13 12 1532 0

The UNMDACX1 thru UNMDA to-analog converter signals) an multiplexers and stored at the o edge of the 6 MHz clock (from the DACX1* thru DACX10* sign converters (DACs) in the X vide

The DACX1* thru DACX10* or ment of the beam on the monitor is 0, the center is 512, and the DACX1* thru DACX10* signal where the left side of the screen, a "with wraparound, the multiplexers's high when the count is greater to UNMDACX12 to be output from ing all zeros or all ones, and propriate side on the screen, in The YMLD and YMLD (Y and YMLD).

The XVLD and YVLD (X and Y value tion counter multiplexers are latte Z axis output, BVLD (beam



machine from advancing to its next state until the vector currently being drawn is completed. As soon as the vector has been drawn, STOP goes low, allowing the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F6, decoder E7, LATCH M7, ADDER M6, and counters B7, C7, and D7. M7 contains a scale factor which is added in M6 to the four timer signals. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E7 directly decodes the sum and loads the decoded low into one of the counters. When GO goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.

If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E7. This is added to the scale factor and loaded into the counters.

The X and Y position counters Therefore, the following description of counters.

LDSTROBE -

The X position counters contain down/up counters (C9, D9 and E9), rru and associated gates (B8 and H10). counters is a 12-bit binary number th location of the beam on the monitors the far left side of the screen and 10:3 screen. Increasing or decreasing hi cause the beam to move to the righton generator state machine decodes n and then is capable of using that dita these counters in one of two ways.

The state machine can preset this ferent number from their previous co beam to "jump" to a new locationor taneously, i.e., for drawing a new voc position than where the previous vet

xis out-


ts in a ars the 0 thru is exe-

le for a ing the ation.

the X

vector nput to r timer hine is he vece from hrough ınd GO

.5 MHz ne freer. The essina s low). ih until



STATE MACHINE

The state machine is the "master controller" of the vector generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector generator ROM memory, using the vector generator program counter to do so. The state machine reads the vector generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.

The state machine consists of input gates B8 and E6, ROM C8, latch D6, clock circuitry A7, and decoder E8. Four bit input TIMER0 thru TIMER3 is the operation code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input \overline{GO} tells the ROM that the position counters are presently drawing a vector. The \overline{HALT} input to A7 tells the ROM that the vector generator has completed its operations.

During initial power-up of the game, the HALT signal is preset low. The microcomputer reads the high HALT signal through its switch input port (buffer M10) on data line DB0. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state machine is halted, the high HALT, clock-

ed through latch D8, results in a low BLANK to the Z axis output.

The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector generator data latches. This makes TIMERO thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector memory location 0.

When the state machine receives the operation code for a HALT instruction, it outputs a low HALTSTROBE, setting the HALT flip-flop A9, and suspending state machine operation.

The GO signals load and enable the vector timer and the X and Y position counters and tell the ROM that the vector generator is now actively drawing a vector. The HALT input to GO flip-flop A9 sets the outputs to ensure that the vector timer and position counters are not active when the state machine is halted. When a low GOSTROBE is clocked through A9, the vector timer and X and Y position counters begin to operate from the GO, GO and GO* signals. When STOP is clocked through A9, the vector timer has reached its maximum count, and GO goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5 MHz clock signal from the microcomputer. This is the same frequency used to clock the MPU of the microcomputer. The signal clocks latch D8 unless the microcomputer is addressing the vector RAM or ROM memories (when VMEM goes low). Then the clock input to latch D8 goes high and stays high until VMEM goes high.

VECTOR GENERATOR PROGRAM COUNTER PR29 DMALD 89 DMAPUSH ADMA3 ADMAA L 508 F4, L5670 H4. L5670 J4, L5670 REG FILE 88 04 0.6 w B QC RЪ 00/7 DMALD В5 ADMAZ LOAD2 L504 LOADS ٥٥ ADMAS COUNTER DMAPUSH L504 P. 227 * INSTALL RPS ONLY IF USING LSI70'S INSTEAD OF LS670'S LOADS ADMAS L5193 ADM A7 LOAD7 QC RP2 10 K LOADE QΒ LOADI DVYI LDAD2 DVY2 - LOAD3 LS367 LOAD4 DMALD CRVR DVY4 -- LOADS LOADS B 35 LS193 LOADIO OB ADMAIO COUNTER Q¢ OADI2 LOADT

LOADS

- COAD9

LOADIO

LOADII LOADI2

YCARRY

56 15367

CRVR

DV YB

DVYIO


Counters F5, H5 and J5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter. This program counter is incremented one count (to the next sequential address) each time the information at its current address is loaded into data latch 0 or data latch 2.


TIMERO


The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via data latches F7 and H7 and buffers H6 and J6.

The program counter may also be preset to "return" to a previous address which it had stored in its "stack". The stack consists of register files F4, H4, & J4, and down/up counter K5. The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when DMAPUSH is low. Immediately after information is written into the stack, counter K5 increments one count. Immediately before loading the program counter from the stack, counter K5 decrements one count.

P. R 27







outputs are applied to the pill o inputs of culterit-to-voltage converters of 2 and A12.

From the current-to-voltage converters, the signal is fed to two sample-and-hold circuits: One is non-inverted and the other is inverted. The non-inverted sample and hold consists of one stage of analog switch D12 and capacitor C98 for the X axis, and B12 and C106 for the Y axis. The inverting sample and hold consists of inverter E12, one stage of analog switch D12, and capacitor C119 for the X axis and B/C12, B12 and C118 for the Y axis.

The sample and hold circuits are controlled by SHCON (sample and hold control). SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK* from the vector generator's state generator. The result of these inputs insures that the non-inverted and inverted analog signals that are applied to the analog switches have sufficiently stabilized before being applied to the sample and hold capacitors.


The output swing of SHCON is -8 to +8 VDC. When SHCON is high, the voltage charges or discharges the sample-and-hold capacitors to the X and Y analog voltage value. The voltages are then applied to the inputs of the second analog switch. These switches select either the non-inverted or inverted X-axis and Y-axis outputs. The outputs are then amplified by the second stages of C12 and A12 for an impedance-matched output to the X and Y inputs to the monitor. Since the monitor doesn't have field-adjustable X and Y gains, the gains are adjustable by variable resistors R120 and R126.

Z Output

The Z axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey level shading of the line that is being drawn on the monitor.

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

The scale inputs at the base of transistor Q1 determine Q1's emitter voltage, during the line draw period. The SCALE0 thru SCALE3 resistors R36 thru R39, resistor R35, and resistor R40 result in a range of about + 1.0 VDC when all are low and + 4.0 VDC when all are high. The emitter of Q1 follows at about + 1.7 to 4.7 VDC, while the emitter of transistor Q2 follows at about + 1.0 to 4.0 VDC. This output is applied to the Z input of the monitor. Since there are brightness and contrast controls in the monitor, there are no adjustments in this circuit.



GND


Sheet 2, Side B COCKTAIL ASTEROIDS


Switch Inputs, Coin Counter, LED and Audio Outputs Section of 034986-XX G


NOTICE TO ALL PERSONS RECEIVING THIS DRAWING CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari, Inc., Sunnyvale, California, This drawing is only conditionally issued, and neither receipt nor possession thereof confers or transfers any right in, or license to use, the subject matter of the drawing or any design or technical information shown thereon, nor any right to reproduce this drawing or any part thereof, except for manufacture by vendors of Atari, Incorporated and for manufacture under the corporation's written license, no right to reproduce this drawing is granted or the subject matter thereof unless by written agreement with or written permission from the corporation.












The game option switches are read by the MPU when OPTS (option switch enable) is low. Switch toggles to be read are selected by ABO and AB1 from the MPU. Switch toggles 1, 3, 5, and 7 are read on data line DBO and toggles 2, 4, 6 and 8 are read on DBI. Toggle inputs are "on" when pulled to ground.




denotes change by indicated revision

VIDEO INVERTER




The video inverter circuitry is only used in a cocktail game. In an upright game, pin 19 is unconnected and therefore floats. When pin 19 floats, transistor Q16 is turned off and transistor Q17 is turned on. Therefore, INV is -8.2 VDC and NONINV is about +8.2 VDC. The result is a non-inverted X-axis and Y-axis output.

In a cocktail game, the wiring harness shorts connector J20's output pin 7 input pin 19. When the video of player 1 is being displayed, pins 7 and 19 are +5 VDC. This results in a non-inverted video output. When the video for player 2 is being displayed, pins 7 and 19 are grounded. This causes transistor Q16 to be turned on and Q17 to be turned off. Therefore, INV is +8.2 VDC and NONINV is -8.2 VDC. The result is an inverted X-axis and Y-axis output, causing the monitor's display to be upside down.



12K


NOTE: FOR COUNTER P8, 9316 IS AN ACCEPTABLE SUBSTITUTE FOR 74LS161.




R9 and P9 generate random noise is filtered by P11 and p rumble sound heard when thrusting.

INPUTS

PLAYER INPUT CIRCUITRY





DIAG STEP (diagnostic step), 3 KHz, SELF-TEST SLAM, HALT, FIRE and HYPER inputs are read by the MPU when SINPO (switch input zero enable) is low, Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on DB7. Switch inputs are active when pulled to ground. DIAG STEP, 3 KHz, and SELF-TEST are signals read by the MPU to initiate and control the game's self-test procedure. SLAM is a signal read by the MPU to indicate the status of the antislam switch mounted on the coin door. The MPU reads HALT to determine the state of the vector generator.

The coin door and some control panel switches are read by the MPU when SINP1 (switch input one enable) is low. Switches to be read are selected by AB0 thru AB2 from the MPU. All inputs are read on data line DB7. Switch inputs are "on" when pulled to ground.

OPTIONS INPUT CIRCUITRY

OUTPUTS

The THUMP sound is heard throughout play. The 555 is connected as an oscillator, enabled by N7 pin 2. The frequency is determined by the current coming out of Q2. This depends on its base voltage, which is derived from the fourbit code in N7.

THUMP

DB4

DB3

DBI

ιD

2 D

40

50


20

40

13 5 D

RESET

The SAUCER sound is heard when an enemy saucer appears. The 566 is a voltage-controlled oscillator. Its modulating voltage is derived from the 555. The 555 is a low frequency oscillator. The effect is a warbling sound. SAUCRSEL changes some component values, in order to provide for 2 different saucer sounds.



R49 6.BK

C27

۱۵.

R 50

22K

SR51 SIBK

C33

٥

3,5K

J, MÝÉ

THUMPSND

N8 тн 555

TRTIMER


22K


47K


R47 ______ 220K


M10 latches control signals to enable different sounds.

The Fire sounds for the Saucer and the Space Ships are generated by two identical circuits. Each contain a 555 operating as a voltage-controlled oscillator. The Saucer Firesound is initiated by SAUCRFIREEN, and the Space Ship Fire sound is initiated by SHPFIREEN. Each of the 555s is configured in such a way that when they are enabled, they output a signal of a specific frequency and amplitude. This signal begins to decay immediately, both in frequency and amplitude, due to the discharge of the control capacitors (C38 &










f P11. This is ed by another These out-ofoutput to the udio PCB.

101


200

ter drivers Q11, locked by the When the input ector goes low, nter in the coin clocked low, it atrol panel.



PART OF REGULATOR/AUDIO PCB

NOTE: AUDIO AMPLIFIER IS PART OF REGULATOR/AUDIO PCB AND IS REPEATED ON SHEET 1, SIDE A. Audio inputs AUDIO 1 and AUDIO 2 receive out of phase signals for push-pull operation. AUDIO DISABLE is permanently grounded for continuous audio amplification.




The video output circuit consists of three individual circuits; X axis, Y axis, and Z axis video output circuits. The X axis and Y axis video output circuits each consist of a digital-to-analog converter (DAC), current-to-voltage converter, two sample and holds, and amplifier. The Z axis video output circuit consists of a shift register and a summer.

X and Y Outputs

The DACs (D11 and B11) each receive binary numbers from the vector generator's position counters outputs. These numbers represent the location of the beam on the monitor. For the non-inverted X axis, the numbers range from 0 to 1023, where 0 is at the far left of the monitor screen, 512 is at the center, and 1023 is at the far right. For the non-inverted Y axis, the numbers range from 128 to 996, where 128 is at the bottom of the monitor screen, 512 is at the center, and 996 is at the top. When the X axis and Y axis are inverted, the monitor picture is turned upside down. This is used for a two-player cocktail game.

The DACs convert these binary number inputs to current outputs. The DACs' current outputs are applied to the pin 6 inputs of current-to-voltage converters C12 and A12.



From the current to voltage converters, the signal is fed to two sample-and-hold cir-