



Drawing Package Supplement

to

Cocktail WARLORDS

Operation, Maintenance, and Service Manual


Contents of this Drawing Package


Game Coin Door and Power Supply Wiring Diagram Microprocessor, Sync Generator and Power Inputs Playfield Address Selector, Playfield Memory and Playfield Code Multiplexer Switch Inputs, Coin Inputs, Video Outputs, Audio Outputs and Signature Analysis Procedure


Sheet 1, Side A Sheet 1, Side B


Sheet 2, Side A

Sheet 2, Side B









__ R/W

Microprocessor

Made

BH/W 4 5 E 2 5 - FLRANRO The MPU address decoding circultry turns on or enables the appropriate game circultry (i.e., RAM, ROM, latches, etc.) at the correct time, so that information can be transferred back and forth between the game circultry and the MPU. MEMORY MAP DATA D7 08 06 04 03 02 01 00 D C D D D D D D Program RAM
D D D D D D D D D Program RAM
D D D D D D D D D D D CHext Code
D D D D D D D D C Vest. Foolition
D D D D D D D D D Hortz, Position 0400-078F 07C0-07CF 07D0-07DF 1 Player Cost 2-4 Player Cost High-Score Music German/Spanish Language English/Spanish Language No. of Coine Per Credit Right Coin Mech Laft Coin Mech D D D Bonus Coin Adder Upright/Cocktell
VBLANK
Self-Test Switch
Dieg, Step Switch Left Coin Switch Carrier Coin Switch Right Coin Switch Signs Switch Player Start (PS4) Player Start (PS5) Player Start (PS5) D Player Start (PS5) 1000-100F D D D D D D D Custom Audio Chip IRQ Reset
Right Coin Counter
Center Coin Counter
Left Coin Counter
LED 1
LED 2
LED 3
LED 4 1800 1000 1001 1002 1003 1004 1006 1006

Watchdog

R D D D D D D D D Program ROM

100 3000

OPNZ.

Address Decoder

- 484





Sheet 1. Side B


WARLORDS[™]


Sync Generator MPU Address Decoder RAM ROM **Power Input**

Section of 036434-01 B










Option Input Circuitry The game option switches are read by the MPU when SWRD (Switch Read Enable) is low. The Switch toggles to be read are setected by ABS from the MPU. When ABS is high, switch toggles 9, 10, 11, and 12 on J2 and M2 are read on DBD. BBT. When ABS is low switch toggles 13, 14, 15 and 16 on J2 and M2 are read on DBD-DB7. Toggle inputs are "on" when pulled to ground.

Pot Reading and Audio Circuit

The pot reading and audio output circuit receives a voltage from the control panel pots and sends it to the MPU via the custom chip for placement of the "chilede" on the monitor. It also generates all the sounds in the Wardord's gene. When P7 of the pot select circuit goes low, an Internal counter in the custom audio high 93'4 begins counting. Also the base of 07 goes high and 07 conducts, discharging the voltage across C44. When P7 goes high, Q7 is then cut off and C44 starts to build up a charge via constant current source 08. When the voltage on C44 is equal to the pot voltage, the comparator associated with the Individual pot Ingus changes state disabiling the counter inside the custom suide chip B3'4. The MPU kneeds the counter inside the custom suide chip B3'4. The MPU kneeds the counter inside the custom suide chip B3'4. The MPU kneeds the pool of the payled corresponding to that count.



Denotes a signature



Sheet 2, Side B

WARLORDS™

Coin and Player Input Circuitry Pot Reading and Audio Circuitry Option Input Circultry Coin Counter Output Circuitry Signature Analysis Procedure


Section of 036434-01 B

Signature Analysis Procedure

- Remove the following:
 The electrical power from the Wartords^{ha} game.
 The game PCB from the cabinet. Attach extender cables between the PCB and the game witing dis-
- gram.

 The MPU onlip at location C2 from the game PCB.
 Using a filin piece of wire (28 AWG), jumper pin 37 to pin 39 on the MPU socket.
- Connect the following:
 The CAT™ Box flex cable to the Warterds™ PCB
- The CAT™ Sox flex cable to the Warlorda™ PC8 lest dog connector.
 The three BNC to E.Z clip cables (supplied with the CAT™ Box) to the SIGNATURE ANALYSIS CONTROL START, STOP and CLOCK BNC jecks on the CAT™ Box.
 The black EZ clipe on the three cables to a ground tag on the PCB.
 The role EZ clipe on the START and STOP cables to the PCB at L5 pin 2.

- 3) The red 5.Z clip on the clock cable will be moved from 4H to 6MHz and back throughout the actual signature analysis. The clock eignal and stope for each signature is located on the schematic sheet above the signal. Note the exemple below:



SIGNATURE ANALYSIS CONTROL START: JF STOP: JF CLOCK: JF READWRITE CONTROL BYTES: 1024
OBUS: AODR
ERROR DATA DISPLAY: GAME
RW: WRITE
RW: MODE: OFF

4) Position the CATTE Box switches as follows:

TESTER CONTROL
TESTER MODE: RW
TESTER SELF TEST: OFF

In order to obtain reliable algorithms from the Warlords PCB, the Playfield RAM must be addressed and a specific pattern "written" Into the memory.

- Apply power to the WarlordsTM game. Turn the CATTM Box ON/OFF switch to ON.
- 6) On the ADDRESS/SKINATURE keypad enter 0400.
- Toggle the RW MODE switch to momentary SINGLE. Set the TESTER CONTROL, TESTER MODE switch to SIG.
- SIG.
 If the signature to be taken is connected to the 6MHz clock (P4 pin 14), the ADDRESS/SIGNATURE will indicate 1F31.
 It he signature to be taken is connected to the 4H clock (P4 pin 15), the ADDRESS/SIGNATURE will indicate CGC.
 If the ADDRESS/SIGNATURE display is incorrect, press TESTER RESET. If the display is still incorrect, return to step 2 and check the CRITE Sox connections to the game PCB.

 Connect the data proble sepolited with the CATIM Sox.
- 9) Connect the data probe supplied with the CAT^{ost} Sox to the DATA PROSE, DATA SNC. The data probe has a black saligator oilp attached to it. Connect this alligator clip to a ground tug on the POB.

The Warfords™ game PCS is now set up to provide proper algnatures.

