

TSOP, FP-BGA Commercial Temp Industrial Temp

256K x 16 4Mb Asynchronous SRAM

 $\begin{array}{c} \text{8, 10, 12 ns} \\ \text{3.3 V V}_{DD} \\ \text{Center V}_{DD} \text{ and V}_{SS} \end{array}$

Features

- Fast access time: 8, 10, 12 ns
- CMOS low power operation: 130/105/95 mA at minimum cycle time
- Single 3.3 V power supply
- All inputs and outputs are TTL-compatible
- Byte control
- Fully static operation
- Industrial Temperature Option: -40° to 85°C
- Package line up
 - GP: RoHS-compliant 400 mil, 44-pin TSOP Type II package
 - X: 6 mm x 10 mm Fine Pitch Ball Grid Array package
 - GX: RoHS-compliant 6 mm x 10 mm Fine Pitch Ball Grid Array package
- RoHS-compliant TSOP-II, and FP-BGA packages available

Description

The GS74116A is a high speed CMOS Static RAM organized as 262,144 words by 16 bits. Static design eliminates the need for external clocks or timing strobes. The GS operates on a single 3.3 V power supply and all inputs and outputs are TTL-compatible. The GS74116A is available in a 6 x 10 mm Fine Pitch BGA package and 400 mil TSOP Type-II packages.

Pin Descriptions

Symbol	Description
A0-A17	Address input
DQ1-DQ16	Data input/output
CE	Chip enable input
LB	Lower byte enable input (DQ1 to DQ8)
ŪB	Upper byte enable input (DQ9 to DQ16)
WE	Write enable input
ŌĒ	Output enable input
V_{DD}	+3.3 V power supply
V_{SS}	Ground
NC	No connect

FP-BGA 256K x 16 Bump Configuration (Package X)

	1	2	3	4	5	6
Α	LB	ŌE	A 0	A 1	A2	NC
В	DQ16	UB	A 3	A4	CE	DQ1
С	DQ14	DQ15	A 5	A 6	DQ2	DQ3
D	VSS	DQ13	A17	A 7	DQ4	VDD
E	VDD	DQ12	NC	A16	DQ5	Vss
F	DQ11	DQ10	A 8	A 9	DQ7	DQ6
G	DQ9	NC	A10	A11	WE	DQ8
Н	NC	A12	A 13	A14	A 15	NC


6 x 10 mm Substrate Top View

TSOP-II 256K x 16 Pin Configuration (Package GP)

Г				
A4 🞞	1 ●		44	□ A5
A3 🞞	2		43	□ A6
A2 🞞	3		42	□ A7
A1 🖂	4	Top view	41	□ OE
A0 🗖	5		40	□ UB
CE \Box	6		39	□ LB
DQ1	7		38	 DQ16
DQ2	8		37	DQ15
DQ3	9		36	DQ14
DQ4	10		35	_
V _{DD}	11	44 pin	34	□ DQ13
	12		33	□ v _{ss}
V _{SS}	13	TSOP II	32	
DQ5 III	14		31	□ DQ12
DQ6 III	15		30	□ DQ11
DQ7 III	16		29	□ DQ10
DQ8	17		28	DQ9
WE I	18		27	□ NC
A15			26	□ A8
A14	19		25	□ A9
A13	20		-	☐ A10
A12	21		24	☐ A11
A16 🔲	22		23	□ A17



Block Diagram



Truth Table

CE	OE	WE	LB	UB	DQ1 to DQ8	DQ9 to DQ16	VDD Current
Н	Х	Х	Х	Х	Not Selected	Not Selected	ISB1, ISB2
			L	L	Read	Read	
L	L	Н	L	Н	Read	High Z	
			Н	L	High Z	Read	
			L	L	Write	Write	ldd
L	Х	L	L	Н	Write	Not Write, High Z	טטו
			Н	L	Not Write, High Z	Write	
L	Н	Н	Х	Х	High Z	High Z	
L	Х	Х	Н	Н	High Z	High Z	

Note:

X: "H" or "L"



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply Voltage	VDD	-0.5 to +4.6	V
Input Voltage	Vin	VIN $ -0.5 \text{ to V}_{DD} + 0.5 $ ($\leq 4.6 \text{ V max.}$)	
Output Voltage	Vouт	-0.5 to V _{DD} +0.5 (≤ 4.6 V max.)	V
Allowable power dissipation	PD	0.7	W
Storage temperature	Тѕтс	-55 to 150	°C

Note:

Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation shall be restricted to Recommended Operating Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage for -8/-10/-12	V_{DD}	3.0	3.3	3.6	V
Input High Voltage	ViH	2.0	_	V _{DD} +0.3	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Ambient Temperature, Commercial Range	TAc	0	_	70	°C
Ambient Temperature, Industrial Range	Таі	-40	_	85	°C

Notes:

- 1. Input overshoot voltage should be less than V_{DD} +2 V and not exceed 20 ns.
- 2. Input undershoot voltage should be greater than –2 V and not exceed 20 ns.

Capacitance

Parameter	Symbol	Test Condition	Max	Unit
Input Capacitance	Cin	VIN = 0 V	5	pF
Output Capacitance	Соит	Vout = 0 V	7	pF

Notes:

- 1. Tested at T_A = 25°C, f = 1 MHz
- 2. These parameters are sampled and are not 100% tested.



DC I/O Pin Characteristics

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current	lıL	$V_{IN} = 0 \text{ to } V_{DD}$	– 1 uA	1 uA
Output Leakage Current	lLO	Output High Z Vout = 0 to V _{DD}	–1 uA	1 uA
Output High Voltage	Vон	Iон = -4 mA	2.4	_
Output Low Voltage	Vol	ILO = +4 mA	_	0.4 V

Power Supply Currents

Parameter Symbol		Test Conditions 0 to 70°C		-	Unit				
Farameter Symbol	rest conditions	8 ns	10 ns	12 ns	8 ns	10 ns	12 ns	Offic	
Operating Supply Current	loo	CE ≤ VIL All other inputs ≥ VIH or ≤ VIL Min. cycle time Iουτ = 0 mA	130	105	90	140	115	100	mA
Standby Current	ISB1	CE ≥ V _{IH} All other inputs ≥ V _{IH} or ≤ V _{IL} Min. cycle time	30	25	25	40	35	35	mA
Standby Current	ISB2	$\overline{CE} \ge V_{DD} - 0.2V$ All other inputs $\ge V_{DD} - 0.2 \text{ V or } \le 0.2 \text{ V}$	10			20		mA	





AC Test Conditions

Parameter	Conditions
Input high level	V _{IH} = 2.4 V
Input low level	VIL = 0.4 V
Input rise time	tr = 1 V/ns
Input fall time	tf = 1 V/ns
Input reference level	1.4 V
Output reference level	1.4 V
Output load	Fig. 1& 2

Notes:

- 1. Include scope and jig capacitance.
- Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output load 2 for tLz, tHz, tOLZ and tOHZ








AC Characteristics

Read Cycle

Parameter	Symbol		-8	-	10	-	12	Unit
raiametei	Symbol	Min	Max	Min	Max	Min	Max	Ullit
Read cycle time	trc	8	_	10	_	12	_	ns
Address access time	taa	_	8	_	10	_	12	ns
Chip enable access time (CE)	tac	_	8	_	10	_	12	ns
Byte enable access time (UB, LB)	tав	_	3.5	_	4	_	5	ns
Output enable to output valid (OE)	toe	_	3.5	_	4	_	5	ns
Output hold from address change	tон	3	_	3	_	3	_	ns
Chip enable to output in low Z (CE)	t _L z*	3	_	3	_	3	_	ns
Output enable to output in low Z (OE)	toLz*	0	_	0	_	0	_	ns
Byte enable to output in low Z (UB, LB)	t _{BLZ} *	0	_	0	_	0	_	ns
Chip disable to output in High Z (CE)	tHZ*	_	4	_	5	_	6	ns
Output disable to output in High Z (OE)	tonz*	_	3.5	_	4	_	5	ns
Byte disable to output in High Z (UB, LB)	t _{BHZ} *	_	3.5	_	4	_	5	ns


^{*} These parameters are sampled and are not 100% tested.

Read Cycle 1:
$$\overline{CE} = \overline{OE} = V_{IL}$$
, $\overline{WE} = V_{IH}$, \overline{UB} and, or $\overline{LB} = V_{IL}$





Read Cycle 2: $\overline{WE} = V_{IH}$




Write Cycle

Deremeter	Cumbal	-	8	-10		-1	Unit	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	tWC	8	_	10	_	12	_	ns
Address valid to end of write	tAW	5.5	_	7	_	8	_	ns
Chip enable to end of write	tCW	5.5	_	7	_	8	_	ns
Byte enable to end of write	tBW	5.5	_	7	_	8	_	ns
Data set up time	tDW	4	_	4.5	_	6	_	ns
Data hold time	tDH	0	_	0	_	0	_	ns
Write pulse width	tWP	5.5	_	7	_	8	_	ns
Address set up time	tAS	0	_	0	_	0	_	ns
Write recovery time (WE)	tWR	0	_	0	_	0	_	ns
Write recovery time (CE)	tWR1	0	_	0	_	0	_	ns
Output Low Z from end of write	tWLZ [*]	3	_	3	_	3	_	ns
Write to output in High Z	tWHZ [*]	_	3.5	_	4	_	5	ns


^{*} These parameters are sampled and are not 100% tested.



Write Cycle 1: WE control




Write Cycle 2: $\overline{\text{CE}}$ control






Write Cycle 3: UB, LB control





44-Pin, 400 mil TSOP-II




	Dimension in inch			Dimension in mm		
Symbol	min	nom	max	min	nom	max
Α	_	_	0.047	_	_	1.20
A1	0.002	_	_	0.05	_	_
A2	0.037	0.039	0.041	0.95	1.00	1.05
В	0.01	0.014	0.018	0.25	0.35	0.45
С	_	0.006	_	_	0.15	_
D	0.721	0.725	0.729	18.31	18.41	18.51
Е	0.396	0.400	0.404	10.06	10.16	10.26
е	_	0.031	_	_	0.80	_
HE	0.455	0.463	0.471	11.56	11.76	11.96
L	0.016	0.020	0.024	0.40	0.50	0.60
L1		0.031		_	0.80	_
у	_	_	0.004	_	_	0.10
Q	00	_	5 ⁰	00	_	5 ⁰

Notes:


- 1. Dimension D& E do not include interlead flash.
- 2. Dimension B does not include dambar protrusion/intrusion.
- 3. Controlling dimension: mm




6 mm x 10 mm FP-BGA



Symbol	Unit: mm	
А	1.10±0.10	
A1	0.20~0.30	
fb	f0.30~0.40	
С	0.36(TYP)	
D	10.0±0.05	
D1	5.25	
Е	6.0±0.05	
E1	3.75	
е	0.75(TYP)	
aaa	0.10	







Ordering Information

Part Number*	Package	Access Time	Temp. Range
GS74116AGP-8	RoHS-compliant 400 mil TSOP-II	8 ns	Commercial
GS74116AGP-10	RoHS-compliant 400 mil TSOP-II	10 ns	Commercial
GS74116AGP-12	RoHS-compliant 400 mil TSOP-II	12 ns	Commercial
GS74116AGP-8I	RoHS-compliant 400 mil TSOP-II	8 ns	Industrial
GS74116AGP-10I	RoHS-compliant 400 mil TSOP-II	10 ns	Industrial
GS74116AGP-12I	RoHS-compliant 400 mil TSOP-II	12 ns	Industrial
GS74116AX-8	Fine Pitch BGA	8 ns	Commercial
GS74116AX-10	Fine Pitch BGA	10 ns	Commercial
GS74116AX-12	Fine Pitch BGA	12 ns	Commercial
GS74116AX-8I	Fine Pitch BGA	8 ns	Industrial
GS74116AX-10I	Fine Pitch BGA	10 ns	Industrial
GS74116AX-12I	Fine Pitch BGA	12 ns	Industrial
GS74116AGX-8	RoHS-compliant Fine Pitch BGA	8 ns	Commercial
GS74116AGX-10	RoHS-compliant Fine Pitch BGA	10 ns	Commercial
GS74116AGX-12	RoHS-compliant Fine Pitch BGA	12 ns	Commercial
GS74116AGX-8I	RoHS-compliant Fine Pitch BGA	8 ns	Industrial
GS74116AGX-10I	RoHS-compliant Fine Pitch BGA	10 ns	Industrial
GS74116AGX-12I	RoHS-compliant Fine Pitch BGA	12 ns	Industrial

Note:

Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. For example: GS74116AGP-8T



4Mb Asynchronous Datasheet Revision History

Rev. Code: Old; New	Types of Changes Format or Content	Page #/Revisions/Reason
74116A_r1	Format/Content	Created new datasheet
74116A_r1; 74116A_r1_01	Content	 Added 6 ns and 7 ns speed bins Updated power numbers Changed FPBGA package size from 7.2 x 11.65 mm to 6 x 10 mm Changed package designator from "U" to "X" for FPBGA Changed D3 on FPBGA pinout to A17 and E3 to NC
74116A_r1_01; 74116A_r1_02	Content	 Updated Recommended Operating Conditions on page 4 Updated Read Cycle and Write Cycle AC Characteristics tables
74116A_r1_02; 74116A_r1_03	Content	Removed 6 ns speed bin from entire document
74116A_r1_03; 74116A_r1_04	Content	Removed 7 ns speed bin from entire document
74116A_r1_04; 74116A_r1_05	Content/Format	Updated format Added Pb-free information for TSOP
74116A_r1_05; 74116A_r1_06	Content/Format	Added Pb-free information for FP-BGA
74116A_r1_06; 74116A_r1_07	Content	 Changed Pb-free references to RoHS-compliant Added RoHS-compliant SOJ part Added status to Ordering Information table
74116A_r1_07; 74116A_r1_08	Content	Removed status from Ordering Information table (all parts MP)
74116A_r1_08; 74116A_r1_09	Content	 Removed SOJ references (part is EOL) (Rev1.09a: Changed 6 x 10 mm Ball Pitch reference on page 1 to 6 x 10 mm Substrate)
74116A_r1_09; 74116A_r1_10	Content	Removed TSOP-II 5/6 RoHS-compliant references (part is EOL)

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

GSI Technology:

GS74116AX-12I GS74116AGP-12 GS74116AGP-8 GS74116AGP-8I GS74116AGX-10 GS74116AX-12 GS74116AX-10 GS74116AGX-12I GS74116AGP-12I GS74116AX-8I GS74116AX-10I GS74116AGX-10I GS74116AGX-10I GS74116AGX-12 GS74116AGX-8 GS74116AGP-10 GS74116AX-8 GS74116AGX-8I GS74116AGX-12E GS74116AX-8E GS74116AGP-8E GS74116AX-12E GS74116AGX-10E GS74116AGP-10E GS74116AGX-8E GS74116AGP-12E GS74116AX-10E