

# Serial Camera Control Bus Functional Specification

Last Modified: 8 March 2002 Document Version: 2.0

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE.

OmniVision Technologies Inc. disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, expressed or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

\*Third-party brands, names, and trademarks are the property of their respective owners.

#### Note:

The information contained in this document is considered proprietary to OmniVision Technologies Inc. This information may be distributed only to individuals or organizations authorized by OmniVision Technologies, Inc. to receive said information. Individuals and/or organizations are not allowed to redistribute said information without consent of OmniVision Technologies Inc. authorized representative(s).

# **APPLICATION NOTE**



### **Table of Contents**

1.	GENERAL DESCRIPTION	3
1.1	TERMINOLOGY	4
_		
2.	PIN-OUTS & DESCRIPTIONS	5
3.	TIMING DIAGRAM	5
3.1	SCCB E	5
3.1		
3.3		
3.4	<b>-</b>	
-	3.4.1 Three-Wire Start of Data Transmission	
_	3.4.2 Three-Wire Stop of Data Transmission	
3.5		
	3.5.1 Two-Wire Start of Data Transmission	
3	3.5.2 Two-Wire Stop of Data Transmission	
3.6	TRANSMISSION CYCLES	
3	3.6.1 Phases of Transmissions	9
3	3.6.2 3-Phase Write Transmission Cycle	10
	3.6.3 2-Phase Write Transmission Cycle	
	3.6.4 2-Phase Read Transmission Cycle	
	PHASE DESCRIPTIONS	
	3.7.1 Phase 1	
_	3.7.2 Phase 2	
_	3.7.3 Phase 3	
_	3.7.4 Don't-Care Bit	
3.8	SUSPEND MODE	14
4.	ELECTRICAL CHARACTERISTICS	4 5
\lnot.	ELECTRICAL CHARACTERISTICS	13
_		
5.	STRUCTURE	15
5.1	THE MASTER DEVICE	16
5.2		
5.3		
5.4		
5	5.4.1 PWDN Mode	
5	5.4.2 Switch Mode	17
c		
6.	REVISION HISTORY	18

# **APPLICATION NOTE**



# **Figures**

Figure 1.	Block Diagram of the 3-Wire Implementation SCCB System	3
Figure 2.	Block Diagram of the 2-Wire Implementation SCCB System	
Figure 3.	Timing Diagram of a Three-Wire Data Transmission	
Figure 4.	Three-Wire Start of Transmission	
Figure 5.	Three-Wire Stop of Transmission	7
Figure 6.	Timing Diagram of a Two-Wire Data Transmission, Tri-State Supported	7
Figure 7.	Timing Diagram of a Two-Wire Data Transmission, Tri-State Not Supported	
Figure 8.	Two-Wire Start of Transmission – Tri-State Supported	
Figure 9.		
	Two-Wire Stop of Transmission – Tri-State Supported	
Figure 11.	Two-Wire Stop of Transmission – Tri-State Not Supported	9
	Phases of Transmission	
	3-Phase Write Transmission Cycle	
	2-Phase Write Transmission Cycle	
	2-Phase Read Transmission Cycle	
	Phase 1 – ID Address	
	Phase 2 – Sub-address (3-Phase Write Transmission)	
	Phase 2 – Read Data (2 Phase Read Transmission)	
	Phase 2/3 – Phase 2 Sub-address Write Transmission, Phase 3 Write Data Transmission	
•	Don't-Care Bit	
	Suspend Mode	
	Block Diagram of the Master and Slaves	
	Connection of conflict-protection resistors	
	Conflict-protection Resistors	
	Suspend Circuit – PWDN Mode	
Figure 26.	Suspend Circuit – Switch Mode	18
Tables		
Table 1.	Pinouts of the Master Device	
Table 2.	Pinouts of Slave Device(s)	
1 2010 3	SUTUR Electrical Unaractoristics	1 応




### 1. General Description

OmniVision Technologies Inc. has defined and deployed the Serial Camera Control Bus (SCCB), a three-wire serial bus, for controlling most of our CameraChip™ parts. In reduced pin package parts (typically 24 pin packages) the SCCB operates in a modified two-wire serial mode.


The OmniVision CameraChip devices will only operate as slave devices and the companion back-end interface must assert as the master. One SCCB master device can be connected to the SCCB to control at least one SCCB slave device. An optional suspend-control signal provides the capability for the SCCB master device to power down the SCCB system. The system diagram with three-wire connection is illustrated in Figure 1.

Figure 1. Block Diagram of the 3-Wire Implementation SCCB System



The modified two-wire implementation allows for a SCCB master device to interface with only one slave device. This two-wire application is implemented in the CameraChip™ reduced pin packaged products where the SCCB\_E signal is not available externally. In the two-wire application the default for SCCB\_E is Enabled and held low. The system diagram with two-wire connection is illustrated in Figure 2.

Figure 2. Block Diagram of the 2-Wire Implementation SCCB System



The two-wire implementation requires one of the following two master control methods in order to facilitate the SCCB communication.

- 1. In the first instance the master device must be able to support and maintain the data line of the bus in a tri-state mode.
- The alternate method if the master cannot maintain a tri-state condition of the data line is to drive the data line either high or low and to note the transition there in to assert communications with the slave CameraChip.

### **APPLICATION NOTE**



### 1.1 Terminology

### • SCCB, Serial Camera Control Bus

Typically a three-wire serial bus with an optional suspend-control signal. May be implemented in a two-wire mode where required.

#### SCCB Master Device

A SCCB device that can assert SCCB transmissions. Only one master is allowed in the system.

### SCCB Slave Device(s)

SCCB device(s) that can respond to an asserted SCCB transmission.

At least one slave can be connected to the system.

### • The SCCB System

The system consists of one master and at least one slave.

#### SIO C

The serial bus clock signal. Previously depicted as SIO1 and SCL in other documentation.

#### SIO D

The serial bus data signal. Previously depicted as SIO0 and SDA in other documentation.

#### SCCB E

The serial bus enable/disable signal. Previously depicted as SCS\_, SCCBB, and IICB in other documentation.

#### SCCB Data Transmissions

Transmissions consist of phases. All transmissions initiated by master. Start and stop of a transmission are indicated in the three-wire system by signaling of the SCCB\_E. Start and stop of a transmission are indicated in the two-wire system by signaling of the SIO D.

#### • Transmission Cycles

Transmission cycles include:

3-phase write transmission cycle

2-phase write transmission cycle

2-phase read transmission cycle

#### Write Transmissions

Master-asserted transmissions which write data to slaves

#### Read Transmissions

Master=asserted transmissions which read data from slaves

#### Phases

A phase contains a total of 9 bits consisting of a sequential transmission of 8-data bits followed by a 9<sup>th</sup> Don't-Care or NA bit, depending on writes or reads.

The maximum number of allowable phases per transmission is three.

#### Write Phases

Phases that write data to slaves, including ID address, sub-address and actual data.

### Read phases

Phases that read data from slaves.

#### • Don't-Care Bit

The 9<sup>th</sup> bit of a write phase

#### NA Bit

The 9<sup>th</sup> bit of a read phase

#### ID address

Unique address of each device on the bus. The master asserts the slave ID address to identify transmissions destined for the slave device(s).

### Sub-Address

Within the device address. The master asserts the sub-address to indicate the specific slave function/location to be accessed.

### Suspend Mode

Master-asserted suspend periods of device and/or system suspension.



### 2. Pin-Outs & Descriptions

Table 1. Pinouts of the Master Device

Signal Name	I/O	Description
SCCB_E*		Serial Chip Select Output. The master drives SCCB_E at logical 1 when the bus is idle. Drives at logical 0 when the master asserts transmissions or the system is in Suspend mode.
SIO_C		Serial I/O Signal 1 Output. The master drives SIO_C at logical 1 when the bus is idle. Drives at logical 0 and 1 when SCCB Enable is driven at 0. Drives at logical 0 when the system is in Suspend mode.
SIO_D		Serial I/O Signal 0 Input and Output. Remains floating when the bus is idle, and drives to logical 0 when the system is in Suspend mode.
PWDN_	0	Power-Down Output

Table 2. Pinouts of Slave Device(s)

Signal Name	I/O	Description	
SCCB_E*		Serial Chip Select Input. The input pad can be shut down when the system is in Suspend mode.	
SIO_C	I	Serial I/O Signal 1 Input. The input pad can be shut down when the system is in Suspend mode.	
SIO_D		Serial I/O Signal 0 Input and Output. The input pad can be shut down when the system is in Suspend mode.	
PWDN	I	Power-Down Input	

<sup>\*</sup> Where SCCB\_E is not present on the CameraChip™, this signal is by default enabled and held high.

### 3. Timing Diagram

This section defines the characteristics of SCCB for:

- SCCB E
- SIO C
- SIO D
- Three-Wire Data Transmission
- Two-Wire Data Transmission
- Transmission Cycles
- Phases
- Suspend Mode

### 3.1 **SCCB\_E**

SCCB\_E is a single-directional, low-active control signal that must be driven by the master. It indicates the start of data transmission or stop of data transmission. A high-to-low transition of SCCB\_E indicates a start of transmission, while a low-to-high transition of SCCB\_E indicates a stop of transmission. SCCB\_E must remain at logical 0 during a data transmission. A logical 1 of SCCB\_E indicates that the bus is idle.

### 3.2 SIO\_C

SIO\_C is a single-directional, high-active control signal that must be driven by the master. It indicates each transmitted bit. The master must drive SIO\_C at logical 1 when the bus is idle. A data transmission starts when SIO\_C is driven at logical 0 after the start of transmission. A logical 1 of SIO\_C during a data transmission indicates a single transmitted bit. Thus, SIO\_D can occur only when SIO\_C is driven at 0. The period of a single transmitted bit is defined as  $t_{\rm cyc}$  in Figure 16. The minimum of  $t_{\rm cyc}$  is  $10\mu s$ .



### 3.3 SIO\_D - Three-Wire

SIO\_D is a bi-directional data signal that can be driven by either the master or slave devices. It remains floating, or tri-state, when the bus is idle. Maintenance of the signal is the responsibility of both the master and slave devices in order to avoid propagating an unknown bus state.

Bus float and contention are allowed during transmissions of Don't-Care or NA bit. The definition of the Don't-Care bit is described in section 3.7.4. The master must avoid propagating an unknown bus state condition when the bus is floating or conflicting. A conflict-protection resistor is required to reduce static current when the bus conflicts. The connection of the conflict-protection resistor is illustrated in Figure 23.

A single-bit transmission is indicated by a logical 1 of SIO\_C. SIO\_D can occur only when SIO\_C is driven at logical 0. However, an exception is allowed at the beginning and the end of a data transmission. During the period that SCCB\_E is asserted and before SIO\_C goes to 0, SIO\_D can be driven at 0. During the period that SIO\_C goes to 1 and before SCCB\_E is de-asserted, SIO\_D can also be driven at 0.

### 3.4 Three-Wire Data Transmission

A graphic overview of SCCB three-wire data transmission is illustrated in Figure 3. The SCCB protocol allows for bus float and contention during data transmissions. Writing data to slaves is defined as a write transmission, while reading data from slaves is defined as a read transmission.

Start of transmission

Stop of transmission

Stop of transmission

SIO\_C

SIO\_D

SIO\_D

SIO\_D

Stop of transmission

Figure 3. Timing Diagram of a Three-Wire Data Transmission


#### 3.4.1 Three-Wire Start of Data Transmission

The start of data transmission in the three-wire implementation is indicated by a high-to-low transition of SCCB\_E. Before asserting SCCB\_E, the master must drive SIO\_D at logical 1. This will avoid propagating an unknown bus state before the transmission of data. After de-asserting SCCB\_E, the master must drive SIO\_D at 1 for a defined period again to avoid unknown bus state propagation. This period,  $T_{\text{DSA}}$  is defined as the post-active time of SCCB\_E, and has a minimum value of 0  $\mu$ s.

Two timing parameters are defined for start of transmission,  $t_{prc}$  and  $t_{pra}$ . The  $t_{prc}$  is defined as the precharge time of SIO\_D. This indicates the period that SIO\_D must be driven at logical 1 prior to assertion of SCCB\_E. The minimum value of  $t_{prc}$  is 15ns. The  $t_{pra}$  is defined as the pre-active time of SCCB\_E. This indicates the period that SCCB\_E must be asserted before SIO\_D is driven at logical 0. The minimum value of  $t_{pra}$  is 1.25 $\mu$ s. The three-wire start of transmission is illustrated in Figure 4.




Figure 4. Three-Wire Start of Transmission



### 3.4.2 Three-Wire Stop of Data Transmission

A stop of data transmission is indicated by a low-to-high transition of SCCB\_E. Two timing parameters are defined for stop of transmission:  $t_{psc}$  and  $t_{psa}$ . The  $t_{psc}$  is defined as the post-charge time of SIO\_D. It indicates the period that SIO\_D must remain at logical 1 after SCCB\_E is de-asserted. The minimum value of  $t_{psc}$  is 15ns. The  $t_{psa}$  is defined as the post-active time of SCCB\_E. It indicates the period that SCCB\_E must remain at logical 0 after SIO\_D is de-asserted. The minimum value of  $t_{psa}$  is 0ns. The three-wire stop of transmission is illustrated in Figure 5.

Figure 5. Three-Wire Stop of Transmission




### 3.5 Two-Wire Data Transmission

As previously outlined herein, the two-wire data transmission is required in select 24-pin CameraChip packages. By default the SCCB\_E is Enabled and held low. As is the case in the three-wire transmissions it is the responsibility of the companion back-end ASIC as the master to generate and supply the SIO\_C signal, and to initiate and terminate data transfers to the slave. In the two-wire mode a system reset will transition the data line from tri-state to either high or low and will be used to indicate the start and stop transitions in place of the SCCB\_E toggle.

A graphic overview of SCCB two-wire data transmission where the master can maintain the data line in a tri-state condition is illustrated in Figure 6. The SCCB two-wire transmission where the master is unable to maintain the data line in tri-state mode is illustrated in Figure 7. Again, in all instances writing data to the slave is defined as a write transmission, while reading data from the slave is defined as a read transmission.

Figure 6. Timing Diagram of a Two-Wire Data Transmission, Tri-State Supported

Figure 7. Timing Diagram of a Two-Wire Data Transmission, Tri-State Not Supported



#### 3.5.1 Two-Wire Start of Data Transmission

The start of data transmission in the two-wire, tri-state-supported implementation is indicated by a transition from tri-state (floating) to high or "1" in the SIO\_D signal followed by an assertion of the signal to low or "0". The SIO\_C must be high or "1" during the assertion by of the SIO\_D signal to low or "0". All transactions on the SIO\_D signal can only occur when the SIO\_C is low or "0". The tri-state supported start condition is illustrated in Figure 8.

The start of the data transmission in the two-wire, tri-state-not-supported implementation is slightly different from that of the tri-state-supported model. The master will drive the SIO\_D signal high or "1" when the bus is idle. The start of data transmission will occur when the SIO\_D is driven to low or "0" and SIO\_C is high or "1". The non-tri-state supported start condition is illustrated in Figure 9.

A write or read operation will always be initiated by the master and only after the occurrence of the start condition. The write operation is completed only when the master asserts the stop condition or another start condition. Similarly, the read operation is completed only when the master asserts a stop condition or another start condition.

Figure 8. Two-Wire Start of Transmission - Tri-State Supported







Figure 9. Two-Wire Start of Transmission - Tri-State Not Supported





### 3.5.2 Two-Wire Stop of Data Transmission

A stop of data transmission in the two-wire tri-state-supported implementation is indicated by a transition of the SIO\_D signal from low or "0" to high or "1" while the SIO\_C signal is high or "1". Once SIO\_D has transitioned to high and the stop transmission has occurred (a minimum time of 15ns) the master may then return the SIO\_D signal to tri-state or floating condition. The tri-state-supported stop condition is illustrated in Figure 10.

The stop of data transmission in the two-wire tri-state-not-supported implementation is similar to the tri-state-supported model. The key difference will be that the master will not return the SIO\_D to tri-state. The master will hold SIO\_D high as well as maintain the SIO\_C signal at high or "1". The tri-state-not-supported stop condition is illustrated in Figure 11.

Figure 10. Two-Wire Stop of Transmission – Tri-State Supported







Figure 11. Two-Wire Stop of Transmission - Tri-State Not Supported



### 3.6 Transmission Cycles

A basic element of a data transmission is called a phase. This section describes the 3 kinds of transmissions:

3-phase write transmission cycle

2-phase write transmission cycle


2-phase read transmission cycle

### 3.6.1 Phases of Transmissions

A phase contains a total of 9 bits. The 9 bits consist of an 8-bit sequential data transmission followed by a 9<sup>th</sup> bit. The 9<sup>th</sup> bit is a Don't-Care bit or an NA bit, depending on whether the data transmission is write or read. The maximum number of phases that can be included in a transmission is three. The Most Significant Bit (MSB) is always asserted first for each phase.



Figure 12. Phases of Transmission



Phase 1: ID Address


Phase 2: Sub-address / Read data

Phase 3: Write Data

### 3.6.2 3-Phase Write Transmission Cycle

The 3-phase write transmission cycle is a full write cycle such that the master can write one byte of data to a specific slave(s). The ID address identifies the specific slave that the master intends to access. The sub-address identifies the register location of the specified. The write data contains 8-bit data that the master intends to overwrite the content of this specific address. The 9<sup>th</sup> bit of the three phases will be Don't-Care bits.

Figure 13. 3-Phase Write Transmission Cycle






### 3.6.3 2-Phase Write Transmission Cycle

The 2-phase write transmission cycle is followed by a 2-phase read transmission cycle. The purpose of issuing a 2-phase write transmission cycle is to identify the sub-address of some specific slave from which the master intends to read data for the following 2-phase read transmission cycle. The 9<sup>th</sup> bit of the two write transmission phases will be Don't-Care bits.


Figure 14. 2-Phase Write Transmission Cycle



### 3.6.4 2-Phase Read Transmission Cycle

There must be either a 3-phase or a 2-phase write transmission cycle asserted ahead of a 2-phase read transmission cycle. The 2-phase read transmission cycle has no ability to identify the sub-address. The 2-phase write transmission cycle contains read data of 8 bits and a 9<sup>th</sup>, NA bit. The master must drive the NA bit at logical 1.

Figure 15. 2-Phase Read Transmission Cycle





### 3.7 Phase Descriptions

This section describes the individual phases found in the various transmission cycles

#### 3.7.1 Phase 1


Phase 1 is asserted by the master to identify the selected slave to which data is read or written. Each slave has a unique ID address. The ID address is comprised of 7 bits, ordered from bit 7 to bit 1, and can identify up to 128 slaves. The 8<sup>th</sup>, bit, bit 0, is the read/write selector bit that specifies the transmission direction of the current cycle. A logical 0 represents a write cycle and a logical 1 represents a read cycle.

The 9<sup>th</sup> bit of the phase 1 must be a Don't-Care bit. SIO D OE M and SIO D OE S shown in Figure 9 are internal low-active I/O enabled signals in the master and slave(s) respectively. SIO D OE S transaction occurs before the transition of SIO\_D\_OE\_M\_, as shown in Figure 16. The master asserts the ID address, but de-asserts the 9<sup>th</sup> bit, the Don't-Care bit. The master must mask the input of SIO D during the period of the Don't-Care bit and force the input to 0 to avoid propagating an unknown bus state. The master continues asserting the following phases regardless of the response to the Don't-Care bit by the slave(s).

The SIO OE S is controlled by the slave(s) and may remain at logical 1, or be driven at logical 0. The bus may be in a floating or conflicting status during the transmission of the Don't-Care bit. In this case, it is the slaves' responsibility to avoid propagating an unknown bus state.

A detailed description of the Don't-Care bit is described in section 3.7.4.

Figure 16. Phase 1 - ID Address



#### 3.7.2 Phase 2

Either the master or the slave(s) may assert a phase 2 transmission. A phase 2 transmission asserted by the master identifies the sub-address of the slave(s) the master intends to access. A phase 2 transmission asserted by the slave(s) indicates the read data that the master will receive. The slave(s) recognize the sub-address of this read data according to previous 3-phase or 2-phase write transmission cycles.

The 9<sup>th</sup> bit is defined as a Don't-Care bit when the master asserts the phase 2. SIO\_D\_OE\_M\_ and SIO D OE S are the same as those defined in section 3.7.1. The detailed timing is illustrated in Figure 17.



Figure 17. Phase 2 – Sub-address (3-Phase Write Transmission)

The 9<sup>th</sup> bit is defined as an NA bit when the slave(s) assert the phase 2 transmission. SIO\_D\_OE\_M\_ is de-asserted from the 9<sup>th</sup> bit of phase 1 and is re-asserted for the NA bit. The master is responsible for driving SIO\_D at logical 1 during the period of the NA bit. Concurrently, SIO\_D\_OE\_S\_ is asserted. The selected slave is responsible to drive SIO\_D during the read data period. Since SIO\_D\_OE\_S\_ is deasserted before SIO\_D\_OE\_M\_ is asserted during the period of the NA bit, bus float of SIO\_D occurs when the master tries to drive the NA bit. The detailed timing is illustrated in Figure 18.




Figure 18. Phase 2 – Read Data (2 Phase Read Transmission)

### 3.7.3 Phase 3

Only the master may assert the phase 3 transmission. The phase 3 transmission contains the actual data the master intends to write to the slave(s). The timing diagram shown in Figure 19 is for both the Phase 2 sub-address write transmission and the Phase 3 write data transmission.

The 9<sup>th</sup> bit of the phase 3 transmission is defined as a Don't-Care bit since the master is asserting the transmission. SIO\_D\_OE\_M\_ and SIO\_D\_OE\_S\_ are the same as those defined for a phase 1 transmission.

SCCB\_E

SIO\_C

SIO\_D

SIO\_D

SIOO\_OE\_M

SIOO\_OE\_S

SIOO\_OE\_S

Figure 19. Phase 2/3 – Phase 2 Sub-address Write Transmission, Phase 3 Write Data Transmission

### 3.7.4 Don't-Care Bit

The Don't-Care bit is the 9<sup>th</sup> bit of a master-issued transmission; ID address, sub-address and write data. The master will continue to assert transmission phases until the transmission cycle is complete. The master also assumes that there is no transmission error during data transmissions. The purpose of the Don't-Care 9<sup>th</sup> bit is to indicate the completion of the transmission.

When there is more than one slave on the bus, the slave(s) may respond to the Don't-Care bit in one of two ways. If slave 1 is selected and data is written to this specific slave, slave 1 will drive SIO\_D to logical 0 for the Don't-Care bit. In this case, the SIO\_D signal may conflict at the beginning of the Don't-Care bit, while it may be floating at the end of the Don't-Care bit.

Alternately, it is possible that the slave(s) do not respond to the Don't-Care bit of the current phase. In this situation, the SIO\_D bus remains at float for the whole Don't-Care bit.

The master does not check for transmission errors during data transmissions. There is a provision for the slave(s) to record the status of the Don't-Care bit in an internal register, as shown in the following example:

A slave(s) has defined a one-byte register as the Don't-Care Status Register. The default value of the Don't-Care Status Register is defined as 55. Assuming there are no errors during the data transmission, this register value will remain unchanged. If the slave does not receive the Don't-Care bit, the register value will change to 54.


The master may query the Don't-Care Status Register to determine if there has been a transmission or data. The master will issue an additional read transmission to the Don't-Care Status Register in the target slave to check the value and subsequently determine if an error has occurred. This scheme will not determine an error if the entire SCCB circuit has been corrupted.

SIO\_D\_OE\_M\_ can be de-asserted and re-asserted during the Don't-Care bit transmission only when SIO\_C is driven to logical 0. The  $t_{\text{mack}}$  is defined as the period of de-assertion of SIO\_D\_OE\_M\_ prior to the low to high transition of SIO\_C during the Don't-Care bit transmission. The period of re-assertion of SIO\_D\_OE\_M\_ after the high-to-low transition is also defined as  $t_{\text{mack}}$ . The minimum value of  $t_{\text{mack}}$  is 1.25 $\mu$ s.

If a slave intends to respond to the Don't-Care bit, SIO\_D\_OE\_S\_ can be asserted and de-asserted during the Don't-Care bit transmission only when SIO\_C is driven to logical 0. The  $t_{sack}$  is defined as the period of assertion of SIO\_D\_OE\_S\_ occurring after the high-to-low transition of SIO\_C at the beginning of the Don't-Care bit transmission. The period of de-assertion of SIO\_D\_OE\_S\_ occurring after the high-to-low transition at the end of the Don't-Care bit transmission is also defined as  $t_{sack}$ . The minimum value of  $t_{sack}$  is 370ns.



Figure 20. Don't-Care Bit




### 3.8 Suspend Mode

Suspend mode is determined by the dedicated PWDN\_ pin of the master. This is achieved by the low-active output signal that specifies the suspension period as the master attempts to power-down the system. During the suspension period, SCCB\_E, SIO\_C and SIO\_D are all driven to logical 0 by the master in order to avoid current leakage. There must be some time for PWDN\_ to be asserted prior to and be de-asserted after the assertion of SCCB\_E, SIO\_D and SIO\_C. This parameter is defined as  $t_{\text{sup}}$ . The minimum value of  $t_{\text{sup}}$  is 50ns. This scheme can prevent logical errors from occurring in SCCB slaves.

The PWDN pin in slaves has the opposite polarity of the PWDN\_ pin of the master. Two control schemes for suspending the slave(s) are described in section 5.4.

Figure 21. Suspend Mode





### 4. Electrical Characteristics

**Table 3. SCCB Electrical Characteristics** 

Symbol	Parameter	Condition	Min	Max	Unit
t <sub>cyc</sub>	Single bit transmission cycle time	~	10	~	μs
t <sub>prc</sub>	Pre-charge time of SIO_D	~	15	~	ns
t <sub>pra</sub>	Pre-active time of SCCB_E	~	1.25	~	μs
t <sub>psc</sub>	Post-charge time of SIO_D	~	15	~	ns
t <sub>psa</sub>	Post-active time of SCCB	~	0	~	μs
·	ENABLE				
t <sub>mack</sub>	SIO_D_OE_M_ transition time	~	1.25	~	μs
t <sub>sack</sub>	SIO_D_OE_S_ transition time	~	370	~	ns
t <sub>sup</sub>	PWDN_ pre/post-charge time	~	50	~	ns

### 5. Structure

The structure of the SCCB system is shown in Figure 15. This diagram illustrates the connection of one master with one slave. Multiple slaves may be connected on the same bus. A conflict-protection resistor of SIO\_D is required for each slave. Connection of conflict-protection resistors for multiple slaves is illustrated in Figure 24.

Figure 22. Block Diagram of the Master and Slaves







Figure 23. Connection of conflict-protection resistors



### 5.1 The Master Device

The master device drives both SCCB\_E and SIO\_C signals, while either the master or slave(s) can drive the SIO\_D signal. During the de-assertion of SCCB\_E, the master must block the SIO\_D input to avoid propagating unknown bus conditions due to bus float. During the Don't-Care bit transmission, the master must ignore the status of SIO\_D and keep asserting the subsequent phases.

The PWDN\_ is driven by the master to indicate the suspend mode cycle. As noted in section 5.4, there are two different ways to implement suspension circuits within the system.

### 5.2 Slave Devices

The slave(s) receive the SCCB\_E and SIO\_C signals from the master, while either the master or the slave(s) can drive SIO\_D. Input pads of the SCCB\_E, SIO\_C and SIO\_D signals contain the standby (STBY) control terminal for reducing leakage current when the inputs are floating. Output terminals of those input pads are driven at logical 1 when STBY is asserted. This can avoid logical errors during suspend cycles.

PWDN controls STBY of SCCB\_E. This means the output terminal of the SCCB\_E input pad is driven at logical 1 during suspend mode cycles even though the master drives the input of SCCB\_E at 0.


The STBY control terminals of both SIO\_C and SIO\_D are controlled by PWDN and SCCB\_E. During suspend mode cycles and the de-assertion of SCCB\_E, the output terminals of SIO\_C and SIO\_D input pads are both driven at logical 1. During the Don't-Care bit transmission, the slave(s) must avoid propagating unknown bus conditions.

### 5.3 Conflict-Protection Resistors

Incorporating series resistors between the SIO\_D output of the master and the SIO\_D input of the slave(s) can avoid short circuits when bus contention occurs.



Figure 24. Conflict-protection Resistors



### 5.4 Suspend Circuits

There is two methods for issuance of a bus suspend cycle: using the PWDN mode or the Switch mode as noted herein.

### 5.4.1 PWDN Mode

The power pads of the slave(s) are always connected to VDD. The PWDN\_ signal from the master device need to be inverted prior to connection to the slave(s) and the slave(s) circuit has an opposite polarity. During normal operations, PWDN\_ of the master is driven at logical 1 and the NPN transistor is ON. In normal operation the PWDN of the slave(s) is driven at logical 0. During the suspend mode cycle, PWDN\_ is driven at 0 and the NPN transistor is OFF. During suspend mode operation the PWDN of the slave(s) is driven at 1. There is no leakage current during the suspend cycle.

#### 5.4.2 Switch Mode

The PWDN circuit of the slave(s) is always connected to logical 0. A power switch circuit is required for each slave. The power of each slave is OFF during suspend mode cycles. In suspend mode operation there is no leakage current present as no power is provided to the slave(s).

Figure 25. Suspend Circuit - PWDN Mode







Figure 26. Suspend Circuit - Switch Mode



# 6. Revision History

Revision	Comment
1.01	Nomenclature change entire document – SIO1 change to SIO_C, SIO0 change to SIO_D, SCS_ change to SCCB Enable
2.0	Inclusion of section 3.5 documenting the two-wire master/slave implementation where SCCB_E is not available in the CameraChip™.