





Cyclone V SoC Development & Education Board (DE10-Nano)

PAGE	CONTENT
01	Cover Page
02	Block Diagram
03	FPGA IO Bank3, 4, 5 and 8
04	FPGA IO Bank 6 (HPS DDR3)
05	FPGA IO Bank 7 (HPS Peripheral Device)
06	FPGA Clock In/Out and Clock Generator
07	FPGA Configuration and EPCS device
08	FPGA Power
09	FPGA Decoupling
10	USB Blaster II
11	JTAG Chain
12	HPS Peripheral : DDR3 SDRAM
13	HPS Peripheral : UART to USB and SD Card Socket
14	HPS Peripheral : USB OTG
15	HPS Peripheral : Gigabit Ethernet
16	HPS Peripheral : Accelerometer & LTC Expansion Header
17	HPS Peripheral : Reset Circuit, Button and LED
18	FPGA : ADC1 (LTC2308) for 8-channel Analog Expansion Header and Arduino Analog input
19	FPGA : GPIO, Analog and Arduino UNO Expansion Header
20	FPGA : Button, Switch and LED
21	FPGA : HDMI TX
22	Power - 1.1V, 5V
23	Power - 2.5V, 3.3V
24	Power - 1.2V, 1.5V, 1.8V, 9V










GPIO



User Interface (FPGA)



FPGA_CLK1_50 V11
GPIO_0_D25 W11
GPIO_0_D0 V12
GPIO_0_D2 W12

FPGA_CLK2_50 Y13
GPIO_0_D34 AA13
GPIO_1_D0 Y15
GPIO_1_D2 AA15

SW0 Y24
SW1 W24
SW2 W21
SW3 W20

FPGA_CLK1_50 R159 0
FPGA_CLK3_50 E11
GPIO_0_D3 D11
GPIO_0_D18 D12
GPIO_0_D18 C12

CYCLONE V SoC Clock

Bank 3B VCCIO = 3.3V

IO_3B/CLK0P,FPLL_BL_FBP/DIFFIO_RX_B15P
IO_3B/CLK0N,FPLL_BL_FBN/DIFFIO_RX_B15N
IO_3B/CLK1P/DIFFIO_RX_B23P
IO_3B/CLK1N/DIFFIO_RX_B23N

AG5 HDMI_TX_CLK
AH4 HDMI_TX_D18

Bank 4A VCCIO = 3.3V

IO_4A/CLK2P/DIFFIO_RX_B31P
IO_4A/CLK2N/DIFFIO_RX_B31N
IO_4A/CLK3P/DIFFIO_RX_B39P
IO_4A/CLK3N/DIFFIO_RX_B39N

Bank 5B VCCIO = 3.3V

IO_5B/CLK4P,FPLL_BR_FBP/DIFFIO_RX_R23P
IO_5B/CLK4N,FPLL_BR_FBN/DIFFIO_RX_R23N
IO_5B/CLK5P/DIFFIO_RX_R21P
IO_5B/CLK5N/DIFFIO_RX_R21N

AB26 GPIO_0_D31
AA26 GPIO_0_D33


Bank 8A VCCIO = 3.3V

IO_8A/CLK6P,FPLL_TL_FBP/DIFFIO_RX_T9P
IO_8A/CLK6N,FPLL_TL_FBN/DIFFIO_RX_T9N
IO_8A/CLK7P/DIFFIO_RX_T1P
IO_8A/CLK7N/DIFFIO_RX_T1N

E8 GPIO_0_D1
D8 GPIO_0_D4

5CSEBA6U23I7

Clock Generator




Factory Default Configuration:


50MHz x2
25MHz x3
24MHz x2

CAD Note:
Place near pin 3 and 5
(C3 & C322)

CAD Note:
Place near IC power pin



HDMI TX



Default: 24MHz

Default: 25MHz

Default: 24MHz


Default: 25MHz

Default: 25MHz

Default: 50MHz

Default: 50MHz


FPGA JTAG INTERFACE




USB Blaster





GPIO



ADC




I2C Interface



Design Note:
Optional termination resistor
for DCLK

CAD Note:
Place near FPGA DCLK pin




U1A

CYCLONE V SoC Configuration

Bank 3A
VCCIO = 3.3V

Bank 5A
VCCIO = 3.3V

Bank 9A
VCCIO = 3.3V




5CSEBA6U2317

U1N

CYCLONE V SoC BANK XCVR


Bank GXB_L0


Bank GXB_L1











5CSEBA6U2317

Default Setup MSEL[4:0] = 10010,
AS Fast Mode










USB Blaster





FPGA JTAG INTERFACE





HPS JTAG INTERFACE




JTAG Chain















UBS PHY Interface (ULPI)

- 5 << HPS_USB_DATA[7..0]
- 5 << HPS_USB_CLKOUT
- 5 << HPS_USB_NXT
- 5 << HPS_USB_DIR
- 5 << HPS_USB_STP
- 6 << CLK_USB_24
- 5,10 << HPS_USB_RESET
- 17 << HPS_USB_RESET_N





Ethernet PHY Interface (RGMII)



		Copyright (c) 2016 by Terasic Inc., Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title			
DE10-Nano Board			
Size	Document Number		Rev
B	HPS : GigaBit Ethernet		B2
Date:	Monday, August 21, 2017	Sheet	15 of 24


Digital Accelerometer

Accelerometer Interface





Default : I2C Address 0xA6/0xA7



LTC Interface





LTC 2x7 Connector



HPS Cold Reset




HPS Warm Reset



HPS Key and LED





HPS User Button




HPS User LED





GPIO




Arduino Digital Interface




Analog input interface







GPIO 0 Header






GPIO 1 Header



ADC Header



Arduino UNO Rev3



KEY




KEY[1..0]

SWITCH


SW[3..0]

LED

LED[7..0]



HDMI TX








From MAX








I2C Interface



HDMI Audio Interface





terasic
Copyright (c) 2016 by Terasic Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
DE10-Nano Board		
Size	Document Number	Rev
B	Power - 1.2V, 1.5V, 1.8V, 9V	B2
Date:	Monday, August 21, 2017	Sheet 24 of 24