




This version of the breakout allows access to the ASIC I/O, management and analog interfaces. It is the first IHP chip breakout, and

- # MUX and Supply Headers
-
- The diagram illustrates the MUX and Supply Headers for a system. It includes a header J1 with pins 1 through 12. The connections are as follows:
- Pins 1-4:** {PMUX}, increment, rst_n, enable
 - Pins 5-12:** VIO_{rec}, VAA, VCORE_{Enss}, VDD_{Core}, GND, VIO_{rec}, VDD_{io}
- The connections for VIO_{rec}, VAA, VDD_{Core}, and VDD_{io} are shown with a red 'X' over the connection to GND, indicating they are not connected to GND. The connections for VIO_{rec} and VAA are shown with a red 'X' over the connection to VDD_{Core}, indicating they are not connected to VDD_{Core}.
- Initial runs have VAA_{ANALOG} tied to GND--DNP the jumper!
- In addition to MUX access, each supply pin is jumpered and may be monitored or fed through these headers by popping off the relevant resistor (0805s for easier manip)



RIC80 L.D.A. 10.0.3	

Id: 1/1