

This version of the breakout allows access to the ASIC I/O, management and analog interfaces. It is the first IHP chip breakout, and

- # MUX and Supply Headers
-
- The diagram illustrates the MUX and Supply Headers for a system. It includes a header J1 with pins 1 through 12. Pins 1, 2, 3, and 4 are labeled {PMUX}, increment, rst_n, and enable, respectively. Pins 5 through 12 are labeled VIOREG, VAA, VCORE, VDDCORE, VDDIO, VIOREG, VDDIO, and VIOREG. A red 'X' is drawn over the header J1. Below the header, there are two supply headers: VIOREG and VAA. The VIOREG header has a green wire connected to pin 1 and a red wire connected to pin 2. The VAA header has a green wire connected to pin 1 and a red wire connected to pin 2. A red 'X' is drawn over the VIOREG header. The VAA header has a green wire connected to pin 1 and a red wire connected to pin 2. A red 'X' is drawn over the VAA header. The diagram also shows two supply headers: VIOREG and VAA. The VIOREG header has a green wire connected to pin 1 and a red wire connected to pin 2. The VAA header has a green wire connected to pin 1 and a red wire connected to pin 2. A red 'X' is drawn over the VIOREG header. The VAA header has a green wire connected to pin 1 and a red wire connected to pin 2. A red 'X' is drawn over the VAA header.
- Initial runs have VAAANALOG tied to GND--DNP the jumper!
- In addition to MUX access, each supply pin is jumpered and may be monitored or fed through these headers by popping off the relevant resistor (0805s for easier manip)

