

CS 147: Lab 05

Due Date: April 16, 2026

Homework: Cache Controller Design

Assignment Overview

The goal of this assignment is to develop:

- A schematic of the memory system
- A state machine diagram for the cache controller

These designs correspond to the cache system that will be implemented later in the project. All of the cache details are listed in Project Phase 2 writeup (see Section for Phase # 2.3). **Read it carefully before starting!**

Read Section 5.9 of the H&P textbook before starting. You may also want to read Appendix B-10 of the textbook for a detailed description of Moore/Mealy state machines.

Before beginning implementation, you should determine how your cache is arranged and how it functions. Drawing the state machine for your cache controller will help ensure that the controller logic behaves correctly.

You may implement either a **Mealy** or **Moore** state machine, although a Moore machine is recommended since it is generally easier to reason about for this type of controller.

Be aware that the resulting state machine may be fairly large, so starting early is recommended.

Problem 1: Direct-Mapped Cache (35 points)

Create the schematic and state machine diagram for the **direct-mapped cache** that will be used in the next phase of the project.

Memory System Schematic Your schematic should show how the following components connect together:

- Direct-mapped cache
- Cache controller

- Four-bank memory module

These are the same modules that will later be connected together inside the memory system module used in the project.

Cache Controller State Machine Create a state machine diagram for the cache controller. The diagram should show:

- The states required to correctly operate the cache
- The transitions between those states
- The conditions that trigger each transition

Problem 2: Two-Way Set Associative Cache (35 points)

Next, modify your design to support a **two-way set associative cache**.

Create the following:

- A schematic of the memory system showing the two-way set associative cache, cache controller, and four-bank memory module
- A state machine diagram for the cache controller

If your state machine from Problem 1 does not require changes, you may submit the same state machine diagram for both problems.

Files to Submit

Place the following files in the assignment directories:

assignments/hw05/

hw5_1/
schematic.pdf
cacheFSM.pdf

hw5_2/
schematic.pdf
cacheFSM.pdf

- hw5_1/ should contain the files for Problem 1
- hw5_2/ should contain the files for Problem 2

- If the same file is used for both problems, place a copy in each directory

Digitally created diagrams are strongly preferred. An easy to use tool for drawing state machines is <https://madebyevan.com/fsm/>. Hand-drawn diagrams will be accepted only if they are very neat and clearly legible. If the schematic or the FSM diagram is missing, that component of the problem will receive zero points.

Submission Instructions

To build a submission for grading, run:

```
./run build_submission hw05
```

This will package the expected files into a submission zip and place it in:

`generated_turnins/hw05/`

Upload the generated zip file to the corresponding Gradescope assignment.