

ASIC Design of ATM Controller

Presentation | 16th April, 2025

Presenters:

Sumit Vishwakarma - 202201320

Tirh Modi - 202201513

Mentor: Dr. Rutu Parekh





Abstract

Our report demonstrates the working of the controller of ATM machine with its core logic explained through a Finite State Machine Diagram.

Initially, we understood the flow of operations taking place in an ATM Machine,, with the help of a flowchart.

Secondly, we tried to model an FSM diagram after understanding the key states and transitions.

Then, we wrote a Verilog code to test and verify its functionality .

At last, we synthesized the Verilog code with the help of Q-flow digital synthesis tool.


Flowchart


To model an FSM diagram, firstly, we understood the active states, transitions and flow of operations taking place in an ATM machine. Based on that, we further modelled an FSM diagram.

We identified some key transitions happening across common states.

We then arranged the states and their respective transitions based on their order of occurrence.

This was a crucial step for modelling our FSM





FSM Diagram

The following tables define the states present in the FSM diagram along with the transitions occurring between multiple states.

Transition Description

Transition	Description
IC	Insert Card
WR	Wrong PIN
CR	Correct PIN
BAL	Balance Check
WITH	Withdraw Money
PRT	Print Balance
AMT	Amount Entered
CASH	Cash Ejection
NO	Exit

State Description:

State Code	State Description
S0	Idle State
S1	PIN Enter
S2	Transaction Type
S3	Balance Check
S4	Withdraw
S5	Amount
S6	Balance Display

```

1 always @(posedge clk or posedge reset) begin
2     if (reset) begin
3         state <= S0;
4         auth_success <= 0;
5         freeze <= 0;
6         wrong_pin_counter <= 0;
7         freeze_timer <= 0;
8         attempted_pin <= 0;
9     end else begin
10        if (freeze) begin
11            if (freeze_timer < 120)
12                freeze_timer <= freeze_timer + 1;
13            else begin
14                freeze <= 0;
15                wrong_pin_counter <= 0;
16                freeze_timer <= 0;
17            end
18        end else begin
19            case (state)
20            S0: begin
21                auth_success <= 0;
22                attempted_pin <= 0;
23                if (insert_card)
24                    state <= S1;
25            end
26
27            S1: begin
28                if (!attempted_pin) begin
29                    if (correct_pin) begin
30                        auth_success <= 1;
31                        state <= S2;
32                        wrong_pin_counter <= 0;
33                    end else begin
34                        wrong_pin_counter <= wrong_pin_counter +
35                        attempted_pin <= 1;
36                        if (wrong_pin_counter == 2) begin
37                            freeze <= 1;
38                            freeze_timer <= 0;
39                            state <= S0;
40                        end else begin
41                            state <= S0;
42                        end
43                    end
44                end
45            end
46        end
47    end
48 end


```

RTL Implementation Verilog Code

RTL Implementation Verilog Code

```
79         state <= S3;
80     else if (withdraw)
81         state <= S4;
82     else if (print_balance)
83         state <= S6;
84     else if (exit)
85         state <= S0;
86 end
87
88 S3: begin
89     if (print_balance)
90         state <= S6;
91     else if (exit)
92         state <= S0;
93 end
94
95 S4: begin
96     if (amount_entered)
97         state <= S5;
98     else if (exit)
99         state <= S0;
100 end
101
102 S5: begin
103     if (cash_eject)
104         state <= S0;
105 end
106
107 S6: begin
108     if (exit)
109         state <= S0;
110 end
111
112 default: state <= S0;
113 endcase
114 end
115 end
116 end
117 endmodule
```

EPWave



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

Simulation Output :

This Slide shows the observed simulation result and the triggering of each states based on user actions.

Q-Flow Completion

1 Synthesis:

Converts the written logic code into the gate level netlist.

2 Placement:


Assignment of gate level connections to a physical position.

3 STA:

Verifies the timing constraints and correctness without running any kind of simulation.


4 Routing

Interconnect all these cells using metal wires.



The screenshot shows a software interface for a Q-Flow completion checklist. At the top, it displays 'User: robot' and 'Project: Project' with a path '/home/robot/Desktop/ASIC/Project'. Below this is a table with three columns: the task name, a status indicator (all 'Okay' in green), and two action buttons ('Run' and 'Settings'). The tasks listed are Preparation, Synthesis, Placement, Static Timing Analysis, Routing, Post-Route STA, Migration, DRC, LVS, GDS, and Cleanup.

User: robot		
Project: Project /home/robot/Desktop/ASIC/Project		
Checklist		
Preparation	Okay	Run Settings
Synthesis	Okay	Run Settings
Placement	Okay	Run Settings
Static Timing Analysis	Okay	Run Settings
Routing	Okay	Run Settings
Post-Route STA	Okay	Run Settings
Migration	Okay	Run Settings
DRC	Okay	Run Settings
LVS	Okay	Run Settings
GDS	Okay	Run Settings
Cleanup	Okay	Run Settings



Layout

Conclusion

Through this Project, we tried to model a controller for an ATM machine.

1 RTL Code

This manages the state transitions triggered by the user actions on the ATM Machine.

2 Simulation

We tested thoroughly our design through simulations and after running multiple simulations, we ensured the correct working of our code.

3 Synthesis

Performed using open source tool, Q-Flow and generated the layout.

