

ASIC Design of ATM Controller

Sumit Vishwakarma (202201320), Tirth Modi (202201513)
Dhirubhai Ambani Institute of Information and Communication Technology
Gandhinagar, Gujarat, 382007, India
EL527: ASIC Design - Prof. Rutu Parekh

Abstract—ATM machines have played a crucial role in the global banking infrastructure since the time they were invented by the Barclays Bank in 1967. In this study report, we begin by examining the working and functioning of ATM machines. Subsequently we try to create a Finite State Machine diagram and a block diagram based on our understanding of the working of the system.

We then try to implement the same using:

- Verilog HDL, for core control logic for the ATM Machine
- Qflow tool, an EDA tool to generate the physical chip layout
- Magic editor, to review the layout in GUI

Our ultimate goal is to understand the block diagram correctly, prepare a Finite State Machine Diagram for the same and then implement the working of ATM controller in form of RTL code using Verilog HDL. Additionally, we synthesis it to observe and visualize the industry ready physical layout of controller, using Qflow, an EDA tool for ASIC design. Future scope: This design would then be ready for fabrication purpose.

I. INTRODUCTION

Automated Teller Machines (ATMs) are an integral part of current banking infrastructure, enabling users to perform self-service financial operations such as withdrawals, balance inquiries, and PIN-based authentication. With increasing emphasis on speed, security, and power efficiency, hardware-level implementations of ATM logic are becoming increasingly relevant. In our report, we aim to demonstrate the working of hardware-based ATM logic by synthesizing this RTL design into an ASIC layout using the open-source Qflow. Upon this, we visualize the layout of the chip which is ready to be fabricated.

II. SYSTEM OVERVIEW

The ASIC implementation of an ATM machine aims to design a hardware-chip that can manage all key operations of ATM machines such as authentication, transaction processing, and security enforcement. As far as the Verilog code is concerned, it's the hardware description language (HDL) we use to describe and implement the digital logic that controls the ATM's core logical operations. Our first step is to understand the core logic of ATM's functioning by breaking it down into discrete stages — such as card detection, PIN verification, and transaction handling. Secondly, we create a flowchart or block diagram to visualize step-by-step operations and define the corresponding FSM states. This structured flow aids in implementing each logical block in the Verilog code efficiently. All the Verilog modules are synthesized using an open-source Qflow tool, which is an EDA tool that converts our written RTL (Register Transfer Level) logic code into a gate-level

netlist for layout generation. The final physical layout of the design can then be visualized using the Magic editor, ensuring correct placement and routing of logic gates on silicon. This system overview demonstrates how an ATM machine can be re-imagined as a secure hardware state machine, suitable for real-world ASIC fabrication.

A. Flow Diagram and FSM Diagram

Given below is the flowchart that describes the working of an ATM Machine. Based on our understanding of this




Fig. 1. Flow Chart - ATM Machine

flow diagram, which explains the core logic of working of the machine, we have tried to create an FSM diagram, which clearly displays all the states and possible transitions from one state to another.




TABLE I
STATE DESCRIPTIONS

State Code	State Description
S0	Idle State
S1	PIN Enter
S2	Transaction Type
S3	Balance Check
S4	Withdraw
S5	Amount
S6	Balance Display

TABLE II
TRANSITION DESCRIPTIONS

Transition	Description
IC	Insert Card
WR	Wrong PIN
CR	Correct PIN
BAL	Balance Check
WITH	Withdraw Money
PRT	Print Balance
AMT	Amount Entered
CASH	Cash Ejection
NO	Exit

III. RTL IMPLEMENTATION - VERILOG

This section describes how the ATM functionality is modeled using finite state machines (FSM) and digital logic.

- **Finite State Machine (FSM):** The core logic of the ATM controller is built by analyzing the FSM with states such as Idle, PIN Enter, Transaction Type, Balance Check, Withdraw, Amount and Balance display. Each state represents a specific phase in the ATM operation, and transitions are triggered based on the user inputs.
- **Inputs and Outputs:** We initialized the following inputs: clock, insert_card, pin_input, transaction_select,

amount, and produces outputs like state indicators, and auth_access to indicate the time period for transaction.

- **Timing and Control Logic:** Initialized the synchronous clock signal to control state transitions. Reset logic ensures the system returns to the Idle state upon completion of all transitions.
- **Simulation and Testing:** We have manually done the functional verification using a Verilog testbench .v file which correctly simulated all necessary state transitions like PIN attempts, Transaction selection including Money Withdrawal, Balance Checking, and subsequently cash dispensing upon withdrawal. Additionally, we also tested the freeze condition after three wrong PIN attempts, ensuring the FSM locks the user out for a specific duration before allowing new input.
- **Synthesis Considerations:** Our Verilog RTL is written in a way so as to ensure its compatibility in EDA tools like Qflow to ensure accurate synthesize of our VHDL code and finally to create a proper chip layout design out of it.

```

1 module ATM_Machine (
2     input clk,
3     input reset,
4     input insert_card,
5     input [15:0] pin_input,
6     input correct_pin,
7     input balance_check,
8     input withdraw,
9     input print_balance,
10    input amount_entered,
11    input cash_eject,
12    input exit,
13    output reg [2:0] state,
14    output reg auth_success,
15    output reg freeze
16 );
17
18 parameter S0 = 3'd0; // Idle state
19 parameter S1 = 3'd1; // PIN Entry state
20 parameter S2 = 3'd2; // Transaction Type state
21 parameter S3 = 3'd3; // Balance Check state
22 parameter S4 = 3'd4; // Withdraw state
23 parameter S5 = 3'd5; // Amount Entered state
24 parameter S6 = 3'd6; // Balance Display state
25
26 reg [1:0] wrong_pin_counter;
27 reg [31:0] freeze_timer;
28
29 always @(posedge clk or posedge reset) begin
30     if (reset) begin
31         state <= S0;
32         auth_success <= 0;
33         freeze <= 0;
34         wrong_pin_counter <= 0;
35         freeze_timer <= 0;
36     end else begin
37
38         if (freeze) begin
39             if (freeze_timer < 120000)
40                 freeze_timer <= freeze_timer + 1;
41             else begin
42                 freeze <= 0;
43                 wrong_pin_counter <= 0;
44                 freeze_timer <= 0;
45             end
46         end else begin
47             case (state)
48             S0: begin
49                 auth_success <= 0;
50                 if (insert_card)
51                     state <= S1;

```

```

53:
54:
55:     S1: begin
56:         if (correct_pin) begin
57:             auth_success <= 1;
58:             state <= S2;
59:             wrong_pin_counter <= 0;
60:         end else begin
61:             wrong_pin_counter <= wrong_pin_counter + 1;
62:             if (wrong_pin_counter == 2) begin
63:                 freeze <= 1;
64:                 freeze_timer <= 0;
65:                 state <= S0;
66:             end
67:         end
68:     end
69:
70:     S2: begin
71:         if (balance_check)
72:             state <= S3;
73:         else if (withdraw)
74:             state <= S4;
75:         else if (print_balance)
76:             state <= S6;
77:         else if (exit)
78:             state <= S0;
79:     end
80:
81:     S3: begin
82:         if (print_balance)
83:             state <= S6;
84:         else if (exit)
85:             state <= S0;
86:     end
87:
88:     S4: begin
89:         if (amount_entered)
90:             state <= S5;
91:         else if (exit)
92:             state <= S0;
93:     end
94:
95:     S5: begin
96:         if (cash_eject)
97:             state <= S0;
98:     end
99:
100:    S6: begin
101:        if (exit)
102:            state <= S0;
103:    end
104:
105:    default: state <= S0;
106: endcase
107: end
108: end
109: endmodule
110:

```

Fig. 3. Verilog Code - ATM Machine

IV. CHIP LAYOUT - QFLOW TOOL

- **Synthesis:** After synthesis of our RTL code in Verilog, synthesis of the verilog code takes place which converts the written logic into the gate level netlist.
- **Placement:** So after we represented the RTL code as a gate level representation, there is a need to assign these gate level connections to a physical position. This process is referred as placement. Its main motive is to minimize the wire length used in the chip and reduce the delay across the layout.
- **Static Timing Analysis (STA):** This is an important process as it verifies the timing constraints and correctness without running any kind of simulation. It mainly verifies setup time constraints and hold time constraints.
- **Routing:** After the physical positions of these logic gates are assigned, the next step is to interconnect all these cells using metal wires. this process is called routing and is an integral part of ASIC design process.
- **Chip Layout:** Upon completion of all these processes, the design of chip layout is generated correctly by the Qflow tool as shown in Figure 4: Chip Layout. We

obtained the following layout upon successful completion of all these steps listed in Figure 5: Qflow Output Log. Our design passed all the stages, which validates our design for ATM controller.




Fig. 4. Chip Layout





Fig. 5. Qflow Output Log

V. WAVEFORM ANALYSIS

- **Overview:** In this section, we have written the detailed output observation and their respective explanations to clearly understand the working logic of the ATM controller and the transitions taking place across different states mentioned in the FSM diagram.
- **pin_input[15:0]:** As ATM PIN numbers are of 4 digit, we represent it as a 16 bit signal, 4 bits for each 4 digits. It gets activated when the user enters the PIN, as shown in the waveform. Its value remains stable during the authentication process.



Note: To revert to EPWave opening in a new browser window, set that option on your profile page.

Fig. 6. Waveform Output

- **insert_card:** The insert card signal is triggered when the user inserts the ATM card in the machine card-input. As observed from the waveform, it correctly gets triggered upon insertion of cards at several time points.
- **correct_pin:** This signal is triggered high when the user inputs the correct PIN number for the respective ATM card.
- **auth_success:** If the user inputs the correct PIN number, the auth_success signal is triggered and it remains high during the entire session whether the user prefers either withdrawal or balance check. Basically, it confirms that authentication has been successful and subsequently, enables access to further operations.
- **withdraw:** This signal is triggered when a user wants to request a withdrawal. In the waveform, it is clearly activated after authentication, showing a user's decision to withdraw cash.
- **amount_entered:** After the withdrawal is requested, the amount to be withdrawn is entered, indicated by this signal going high. It triggers the FSM to process the transaction value.
- **cash_eject:** After the withdrawal request and amount are verified, this signal pulses high, showing that the cash is being ejected. This is the output action of the FSM based on previous inputs.
- **clk:** It represents a regular clock signal. The transitions of all control signals are synchronous to the clock edges.
- **balance_check:** As evident from the waveform, this signal becomes high after the "insert card" state, which shows that the user has chosen to check their balance instead of withdrawal.
- **print_balance:** Finally, this signal goes high after the check balance state, for printing the balance slip, a common final step in an ATM session.

The waveform validates the proper sequencing of ATM states: from card insertion and PIN verification to withdrawal and balance checking. All signals behave as expected in a synchronized manner, proving the functional correctness of our controller design.

A. Testbench

- **Overview:** This section highlights the scenario in which a user enters an incorrect PIN three consecutive times. According to our design, this results in triggering the freeze timer for 120 seconds. The waveform output confirms this behavior.
- **insert_card:** This signal goes high when the card is inserted. It triggers to begin the authentication process. In our test, this was activated prior to each PIN attempt. So for three attempts, 3 insert cards were triggered.
- **correct_pin:** This remains low throughout the three incorrect attempts because we are checking the freeze functionality. So 3 consecutive incorrect PIN numbers lead to this state.
- **wrong_pin_count:** With each incorrect PIN, this counter increments. After the third wrong attempt, the count reaches three, which triggers the freeze state.
- **freeze_triggered:** As shown in Figure 7, this signal indicates the system has entered the freeze state. Once high, this signal prevents further interaction, disabling PIN input and other necessary transitions for a fixed duration i.e 120 seconds in our design.
- **freeze_timer:** After three failed PIN entries, this timer is activated. The waveform confirms its activation by remaining high for the simulated duration representing 2 minutes. After expiration, normal operation resumes.




Fig. 7. Freeze Timer Waveform Output




Fig. 8. GDS Layout

VI. GDS LAYOUT USING MAGIC IN QFLOW

After running all the steps in the Qflow toolchain, we obtained a .gds file in our layout folder. Basically, GDS refers to graphic data stream file which represents the layout of our designed chip in a color coded format. It's main feature is that it ensures that the core logic and functionality of the chip are physically realized.

It displays metal layers, POLY (Polysilicon), Active Areas(diffusion), Contact cuts and other crucial components of the phuyiscal chip. Fig 8: GDS layout image shows these important components of chip and the interconnections between transistors and logic elements.

The blocks present in the layout image, like DFFSR (D Flip-Flop with Set/Reset) and BUF(Buffer) etc. represents the standard cells used in the physical chip of this controller. These cells are pre-designed and optimized for various functions.

VII. CONCLUSION

In this project, we aimed to design and implement a functional ATM controller, firstly by creating an FSM diagram to understand each states and transitions. Then, using Verilog HDL, we covered the behavioral aspect of chip design. Through this project, our primary goal was to understand and then simulate the operation of an ATM machine, including card insertion, PIN verification, authentication, withdrawal, balance checking and cash ejection. We successfully modeled the functionality using a Verilog Code, verified it through multiple simulation waveforms. Following this validation, the design was synthesized to a visualize a complete ASIC design flow using the Qflow tool, which included crucial steps like synthesis, placement, routing, and layout generation. Each stage was carefully analyzed, ensuring timing correctness through static timing analysis. The final layout met all design constraints, and the observed waveform confirmed accurate behavior, validating the correctness of our ASIC design for the controller. This project provided a practical understanding of digital hardware design, simulation, and backend layout flow in ASIC Design of a chip with a real-world application.

REFERENCES

- [1] P. Divya, A. Lavanya, and T. C. Sekhar, "An ASIC Implementation of Automated Teller Machine Controller for Secured Financial Transactions," *International Journal of Innovative Research in Science, Engineering and Technology*, vol. 6, no. 4, pp. 6010–6015, Apr. 2017.
- [2] B. Srivathsan, "Lecture 2: Modeling Code Behaviour," *Model Checking and Systems Verification*, Chennai Mathematical Institute, July–Nov. 2015.