

Title: Design of adder, subtractor and comparator circuits.

Abstract:

The purpose of this experiment is to learn the design and behavior of adder, subtractor and comparator logic circuits. Adders and subtractors are the most basic and most important part of digital electronics.

Part I (Adder and Subtractor):

Adders and subtractors are digital circuits which are capable of adding and subtracting binary digits. They are the most important part in the design of Arithmetic Logic Unit (ALU). In this experiment different types of adders and subtractors will be designed and their behavior will be observed.

Theory and Methodology:

An adder or summer is a combinational circuit that adds binary numbers. There are mainly two kinds of adders, half adder and full adder. The half adder can add only two single bits of binary digit and outputs the sum of the bits and a carry which is the overflow of the sum. A full adder can add two single bit digits and one carry bit which is the overflow of the sum of the previous stage of addition and outputs the sum and the carry.




Fig.1.1: Schematics of Half Adder and Full Adder

The Boolean expression for half and full adder is given below –

Half adder

$$S = A \oplus B$$
$$C = AB$$

Full adder

$$S = A \oplus B \oplus \text{Cin}$$

$$\text{Cout} = \text{Cin} (A \oplus B) + AB$$

Truth table for half adder –


A	B	S	C
0	0		
0	1		
1	0		
1	1		

Truth table for full adder –


A	B	Cin	S	C
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

A subtractor is also a combinational circuit that calculates the difference of two binary digits. This is done by taking the two's complement of the subtrahend and then adding it with the minuend. So the subtractor circuit can be designed with the help of adder circuits. Like adders, there are two types of subtractor circuits, half subtractor and full subtractor.

A half subtractor performs a subtraction between two single bits and produces their difference and another output called borrow. A full subtractor performs a subtraction between two single bits, taking into account a borrow bit. It outputs the difference of the subtraction and a borrow bit.



Half Subtractor



Full Subtractor

AFig.1.2: Schematics of Half Subtractor and Full Subtractor

The Boolean expressions for half and full subtractor are given below –

Half subtractor –

$$D = X \oplus Y$$

$$B = X'Y$$

Full subtractor –

$$D = X \oplus Y \oplus B_{in}$$

$$B_{out} = X'Y + X'B_{in} + YB_{in}$$

Truth table for half subtractor –

X	Y	D	B
0	0		
0	1		
1	0		
1	1		

Truth table for full subtractor –

X	Y	Bin	D	B
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		

Using Full Adder blocks for addition of n- bit systems:

Full adder blocks can be connected for summation of n-bit systems. To design a 2 bit full adder, two 1 bit full adders are connected in parallel connection as shown in the figure below. The same process can be used for designing n-bit Full Adder for addition of words having a length of n-bits.




Fig. 1.3: 2-bit Full adder design using 1 bit full adder blocks

Here, the LSB of both word A and B (A_0 and B_0) are connected in the first stage full adder block and Cin of this block (Cin_0) is connected to ground (as there is no carry in available at the initial stage). The MSB of both word A and B (A_1 and B_1) are connected in the first stage full adder block and Cin of this block (Cin_1) is connected to the previous stage $Cout$ ($Cout_0$). Summation output for the LSB is available from the first stage Sum (S_0). The next stage block outputs Sum (S_1) and Carry out ($Cout_1$) provide the MSBs for the next stage output (S_1 and S_2).

Part II (Comparator): A magnitude comparator is a device that takes in two sets of inputs in its input and compares them to provide an output, if they are equal, greater than or less than the other. In this experiment 1-bit comparator will be designed at first and using the 1-bit comparator block, 2-bit comparator will be designed.

Theory and Methodology: Magnitude Comparators are combinational logic circuits that take 2 sets of data as its inputs and tests whether the value represented by one binary word is greater than, less than, or equal to the value represented by another binary word.




Fig.2.1: Block Diagram of 1 Bit Magnitude Comparator

Depending on the input combination for a 1-bit magnitude comparator, following behavior table can be developed using the logic expressions.

A=B if, $A=B=0$ or $A=B=1$;
A>B if $A=1$ and $B=0$;
A<B if $A=0$ and $B=1$;

A	B	A=B	A>B	A<B
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

The SOP expressions for the output lines can be written as

$$\begin{aligned}
 (A=B) &= A'B' + AB; \\
 (A < B) &= AB'; \\
 (A > B) &= A'B;
 \end{aligned}$$




Fig.2.2: 1-Bit Comparator




Fig.2.3: Timing Diagram for 1-Bit

Comparator 2 Bit Comparator design using 1 bit block:

Using 1-bit blocks, n-bit Magnitude comparator can be designed.




Fig.2.4: 1-Bit Comparator Block

Designing a 2-bit comparator using 1-bit blocks:

Let us consider 2 words,

Word A -> A₁A₀

Word B-> B₁B₀

For comparing, the following process is used as writing the logic equations.

For A=B,

If (A₁=B₁) & (A₀=B₀), then (A=B);

For A>B,

If (A₁>B₁) then (A>B) or

if (A₁=B₁) & (A₀>B₀), then (A>B);

For A<B,

If (A₁<B₁) then (A<B) or

if (A₁=B₁) & (A₀<B₀), then (A<B)




Fig.2.5: 2-Bit Comparator using 1_bit Comparator Block

For designing a 2-bit comparator using 1-bit comparator block, 2 1-bit comparator block, 3 AND gate and 2 OR gate is needed as shown in Fig.4.

Apparatus:

1. Digital trainer board
2. IC 7408:2 pcs
3. IC 7404:2 pcs
4. IC 7486:2 pcs
5. IC 7431:2 pcs
6. IC 7483:1 pcs
7. Connecting wires

Experimental Procedure:

1. Determine the output and the truth tables of the logic circuits for full adder and half subtractor given in the theory and methodology part.
2. Determine which gates and how many of them are required, check and detect all the IC numbers.
3. Carefully place the ICs on the Trainer Board and bias them by connecting them to the +5 volt DC supply and ground.
4. Connect those using wires according to the logic diagram; connect the outputs to the LEDs.
5. Check and note down the outputs by giving different inputs according to the derived truth table.
6. Design a 4 bit full adder using IC 7483 and verify its operation.

Simulation and Measurement:

Full Adder

A	B	Cin	C	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	0
1	1	1	1	1

Truth Table for Full Adder






Fig. 3.1 : Schematics of Full Adder

SIMULATION



Full Adder
A = 0, B = 0, Cin = 0, C = 0, S = 0

HARDWARE





Full Adder

A = 0, B = 0, Cin = 0, C = 0, S = 0



Full Adder

A = 0, B = 0, Cin = 1, C = 0, S = 1








Full Adder
A = 0, B = 1, Cin = 0, C = 0, S = 1




Full Adder
A = 0, B = 1, Cin = 1, C = 1, S = 0





Full Adder
A = 1, B = 0, Cin = 0, C = 0, S = 1








Full Adder
 $A = 1, B = 0, \text{Cin} = 1, C = 1, S = 0$



Full Adder
 $A = 1, B = 1, \text{Cin} = 0, C = 1, S = 0$




Full Adder
 $A = 1, B = 1, \text{Cin} = 1, C = 1, S = 1$



Half Adder


A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




Truth Table for Half Adder

Fig. 3.1 : Schematics of Half Adder


SIMULATION




Half Adder
A = 0, B = 0, S = 0, C = 0



Half Adder
A = 0, B = 1, S = 1, C = 0



Half Adder
A = 1, B = 0, S = 1, C = 0




Half Adder
A = 1, B = 1, S = 0, C = 1

Full Subtractor

A	B	Bin	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1


Truth Table for Full Adder





Full Subtractor

Fig. 3.3 : Schematics of Full Subtractor



SIMULATION	HARDWARE
<p style="text-align: center; margin-top: 5px;"> Full Subtractor A = 0, B = 0, Bin = 0, D = 0, B = 0 </p>	
<p style="text-align: center; margin-top: 5px;"> Full Subtractor A = 0, B = 0, Bin = 1, D = 1, B = 1 </p>	




Full Subtractor
 $A = 0, B = 1, \text{Bin} = 0, D = 1, B' = 1$




Full Subtractor
 $A = 0, B = 1, \text{Bin} = 1, D = 0, B' = 1$





Full Subtractor
 $A = 1, B = 0, \text{Bin} = 0, D = 1, B' = 0$








Full Subtractor
 $A = 1, B = 0, \text{Bin} = 1, D = 0, B = 0$



Full Subtractor
 $A = 1, B = 1, \text{Bin} = 0, D = 0, B = 0$




Full Subtractor
 $A = 1, B = 1, \text{Bin} = 1, D = 1, B = 1$



Half Subtractor

A	B	D	B
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0




Half Subtractor


Truth Table for Half Subtractor

Fig. 3.1 : Schematics of Half Subtractor


SIMULATION




Half Adder
A = 0, B = 0, D = 0, B = 0



Half Adder
A = 0, B = 1, D = 1, B = 1




Half Adder
A = 1, B = 0, D = 1, B = 0



Half Adder
A = 1, B = 1, D = 0, B = 0

2 bit Comparator


A1	A2	B1	B2	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0



Truth Table for 2 bit comparator



Fig. 3.2 : Schematics of 2 bit Comparator

SIMULATION




2 bit comparator
A1 = 0, B1 = 0, A2 = 0, B2 = 0, A = B


HARDWARE



2 bit comparator
A1 = 0, B1 = 0, A2 = 0, B2 = 1, A < B




SIMULATION




2 bit comparator
A1 = 0, B1 = 1, A2 = 0, B2 = 0, A < B


HARDWARE




2 bit comparator
A1 = 0, A2 = 0, B1 = 1, B2 = 0, A < B




2 bit comparator
A1 = 0, B1 = 1, A2 = 0, B2 = 1, A < B




2 bit comparator
A1 = 0, A2 = 0, B1 = 1, B2 = 1, A < B




2 bit comparator
A1 = 0, B1 = 0, A2 = 1, B2 = 0, A > B




2 bit comparator
A1 = 0, A2 = 1, B1 = 0, B2 = 0, A > B




2 bit comparator
A1 = 0, B1 = 0, A2 = 1, B2 = 1, A = B




2 bit comparator
A1 = 0, A2 = 1, B1 = 0, B2 = 1, A = B




2 bit comparator
A1 = 0, B1 = 1, A2 = 1, B2 = 0, A < B




2 bit comparator
A1 = 0, A2 = 1, B1 = 1, B2 = 0, A < B




2 bit comparator
A1 = 0, B1 = 1, A2 = 1, B2 = 1, A < B




2 bit comparator
A1 = 0, A2 = 1, B1 = 1, B2 = 1, A < B




2 bit comparator
A1 = 1, B1 = 0, A2 = 1, B2 = 0, A > B




2 bit comparator
A1 = 1, A2 = 0, B1 = 0, B2 = 0, A > B




2 bit comparator
A1 = 0, B1 = 0, A2 = 0, B2 = 1, A > B




2 bit comparator
A1 = 1, A2 = 0, B0 = 1, B2 = 1, A > B




2 bit comparator
A1 = 1, B1 = 1, A2 = 0, B2 = 0, A = B




2 bit comparator
A1 = 1, A2 = 0, B1 = 1, B2 = 0, A = B




2 bit comparator
A1 = 1, B1 = 1, A2 = 0, B2 = 1, A < B




2 bit comparator
A1 = 1, A2 = 0, B1 = 1, B2 = 1, A < B




2 bit comparator
 $A1 = 1, B1 = 0, A2 = 1, B2 = 0, A > B$




2 bit comparator
 $A1 = 1, A2 = 1, B1 = 0, B2 = 0, A > B$




2 bit comparator
 $A1 = 1, B1 = 0, A2 = 1, B2 = 1, A > B$




2 bit comparator
 $A1 = 1, A2 = 1, B1 = 0, B2 = 1, A > B$




2 bit comparator
 $A1 = 1, B1 = 1, A2 = 1, B2 = 0, A > B$



2 bit comparator
 $A1 = 1, A2 = 1, B1 = 1, B2 = 0, A > B$



2 bit comparator
 $A1 = 1, B1 = 1, A2 = 1, B2 = 1, A = B$



2 bit comparator
 $A1 = 1, A2 = 1, B1 = 1, B2 = 1, A = B$

A	B	A<B	A=B	A>B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

1 bit Comparator






Fig. 3.3 : Schematics of 1 bit Comparator

Truth Table for 1 bit comparator




Report:


1. Design a full adder circuit for performing 3 bit binary addition.



2. Design a full subtractor circuit for performing 3 bit binary subtractor.



3. DesignA an 8 bit full adder using 4 bit full adder IC 4008 from PSIM.



Discussion and Conclusion:

In this experiment, we deal with Adder, Subtractor and Comparator circuits. An adder is a digital circuit that performs binary addition. Mainly there are two kind of adders, Half adder and the Full adder. The Half adder can only add two single binary digits whereas a Full Adder can perform the addition of two single bits along with one carry bit which is the overflow of the sum of the previous stage. So, firstly we implement the circuit of full adder and verify it with the truth table. Then we simulated the circuit in the Multisim software. Though we did not implement the half adder circuit in the lab physically, we simulated it in the software. Then we dealt with the subtractor circuits. A subtractor is a device which subtract binary digits. So, We implement the circuit of full subtractor in the lab and verify with the truth table. Then simulated it in the Multisim software. The simulation of the half subtractor were also done. Then we implemented the second part of this experiment which is the Comparator. A magnitude comparator is a device that takes in two sets of inputs in its input and compares them to provide and output showing that if they are equal , greater than or less then the other input. To complete the experiment of the comparator part, we at first implement the circuit of the one bit comparator in the trainer board and then using the one bit comparator , we implemented the circuit of 2 bit comparator. Then we verified our implementation with our truth table. So after completing the experiment, we now know the functionality of adder, subtractor and comparator devices.

Reference:

<http://www.circuitstoday.com/half-adder-and-full-adder>

Appendix:

Pin configuration of IC 74LS83




Fig. : 4-bit Full Adder IC pin configuration

Pin configuration for IC-74LS85

