



## 1. Description

### 1.1. Project

Project Name	base_robot
Board Name	NUCLEO-F411RE
Generated with:	STM32CubeMX 6.10.0
Date	12/17/2023


### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F411
MCU name	STM32F411RETx
MCU Package	LQFP64
MCU Pin number	64

### 1.3. Core(s) information

Core(s)	Arm Cortex-M4
---------	---------------

## 2. Pinout Configuration




### 3. Pins Configuration

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
3	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
5	PH0 - OSC_IN	I/O	RCC_OSC_IN	
6	PH1 - OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	PC0	I/O	GPIO_EXTI0	Encodeur droite
12	VSSA	Power		
13	VDDA	Power		
14	PA0-WKUP	I/O	TIM2_CH1	Encodeur droite voie A
15	PA1	I/O	TIM2_CH2	Encodeur droite voie B
16	PA2	I/O	USART2_TX	
17	PA3	I/O	USART2_RX	
18	VSS	Power		
19	VDD	Power		
20	PA4	I/O	ADC1_IN4	Capteur distance droite
22	PA6	I/O	TIM3_CH1	PWM moteur gauche
23	PA7	I/O	TIM3_CH2	PWM moteur droite
26	PB0	I/O	ADC1_IN8	Capteur distance gauche
29	PB10	I/O	GPIO_EXTI10	Encodeur gauche
30	VCAP1	Power		
31	VSS	Power		
32	VDD	Power		
41	PA8	I/O	TIM1_CH1	Encodeur gauche voie A
42	PA9	I/O	TIM1_CH2	Encodeur gauche voie B
43	PA10	I/O	USART1_RX	
46	PA13	I/O	SYS_JTMS-SWDIO	
47	VSS	Power		
48	VDD	Power		
49	PA14	I/O	SYS_JTCK-SWCLK	
55	PB3 *	I/O	GPIO_Output	Enable moteur
58	PB6	I/O	USART1_TX	
60	BOOT0	Boot		
61	PB8	I/O	I2C1_SCL	
62	PB9	I/O	I2C1_SDA	
63	VSS	Power		

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
64	VDD	Power		

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. Software Project

### 5.1. Project Settings

Name	Value
Project Name	base_robot
Project Folder	C:\Users\Administrator\Documents\GitHub\ENIB_Robot_Mobile_Ros2\WORKSP
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.27.1
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

### 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

### 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	SystemClock_Config	RCC
2	MX_GPIO_Init	GPIO
3	MX_DMA_Init	DMA
4	MX_USART2_UART_Init	USART2
5	MX_I2C1_Init	I2C1
6	MX_USART1_UART_Init	USART1
7	MX_ADC1_Init	ADC1
8	MX_TIM1_Init	TIM1
9	MX_TIM2_Init	TIM2
10	MX_TIM3_Init	TIM3





## 1. Power Consumption Calculator report

### 1.1. Microcontroller Selection

Series	STM32F4
Line	STM32F411
MCU	STM32F411RETx
Datasheet	DS10314_Rev6

### 1.2. Parameter Selection

Temperature	25
Vdd	1.7

### 1.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


#### 1.4. Sequence

<b>Step</b>	Step1	Step2
<b>Mode</b>	RUN	STOP
<b>Vdd</b>	1.7	1.7
<b>Voltage Source</b>	Battery	Battery
<b>Range</b>	Scale1-High	No Scale
<b>Fetch Type</b>	SRAM	n/a
<b>CPU Frequency</b>	100 MHz	0 Hz
<b>Clock Configuration</b>	HSE PLL	Regulator_LPLV Flash-PwrDwn
<b>Clock Source Frequency</b>	4 MHz	0 Hz
<b>Peripherals</b>		
<b>Additional Cons.</b>	0 mA	0 mA
<b>Average Current</b>	12.7 mA	9 $\mu$ A
<b>Duration</b>	0.1 ms	0.9 ms
<b>DMIPS</b>	125.0	0.0
<b>Ta Max</b>	103.99	105
<b>Category</b>	In DS Table	In DS Table

#### 1.5. Results

Sequence Time	1 ms	Average Current	1.28 mA
Battery Life	3 months, 19 days, 6 hours	Average DMIPS	125.0 DMIPS

#### 1.6. Chart



## 2. Peripherals and Middlewares Configuration

### 2.1. ADC1

mode: IN4

mode: IN8

#### 2.1.1. Parameter Settings:

##### ADCs\_Common\_Settings:

Mode	Independent mode
<b>ADC_Settings:</b>	
Clock Prescaler	PCLK2 divided by 2
Resolution	12 bits (15 ADC Clock cycles)
Data Alignment	Right alignment
Scan Conversion Mode	Disabled
Continuous Conversion Mode	Disabled
Discontinuous Conversion Mode	Disabled
DMA Continuous Requests	Disabled
End Of Conversion Selection	EOC flag at the end of single channel conversion

##### ADC\_Regular\_ConversionMode:

Number Of Conversion	1
External Trigger Conversion Source	Regular Conversion launched by software
External Trigger Conversion Edge	None
<u>Rank</u>	1
Channel	Channel 4
Sampling Time	3 Cycles

##### ADC\_Injected\_ConversionMode:

Number Of Conversions	0
-----------------------	---

##### WatchDog:

Enable Analog WatchDog Mode	false
-----------------------------	-------

### 2.2. I2C1

I2C: I2C

#### 2.2.1. Parameter Settings:

##### Master Features:

I2C Speed Mode	Standard Mode
I2C Clock Speed (Hz)	100000

##### Slave Features:

Clock No Stretch Mode	Disabled
-----------------------	----------

Primary Address Length selection	7-bit
Dual Address Acknowledged	Disabled
Primary slave address	0
General Call address detection	Disabled

## 2.3. RCC

### High Speed Clock (HSE): BYPASS Clock Source

### Low Speed Clock (LSE) : Crystal/Ceramic Resonator

#### 2.3.1. Parameter Settings:

##### System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	2 WS (3 CPU cycle)

##### RCC Parameters:

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

##### Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
-------------------------------	---------------------------------

## 2.4. SYS

### Debug: Serial Wire

### Timebase Source: SysTick

## 2.5. TIM1

### Channel1: PWM Generation CH1

### Channel2: PWM Generation CH2

#### 2.5.1. Parameter Settings:

##### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535

Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0
auto-reload preload	Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

**Break And Dead Time management - BRK Configuration:**

BRK State	Disable
BRK Polarity	High

**Break And Dead Time management - Output Configuration:**

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

**PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

**PWM Generation Channel 2:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## 2.6. TIM2

### Channel1: PWM Generation CH1

### Channel2: PWM Generation CH2

#### 2.6.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	4294967295
Internal Clock Division (CKD)	No Division

auto-reload preload                      Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)                      Disable (Trigger input effect not delayed)

Trigger Event Selection                      Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:**

Mode                      PWM mode 1

Pulse (32 bits value)                      0

Output compare preload                      Enable

Fast Mode                      Disable

CH Polarity                      High

**PWM Generation Channel 2:**

Mode                      PWM mode 1

Pulse (32 bits value)                      0

Output compare preload                      Enable

Fast Mode                      Disable

CH Polarity                      High

## 2.7. TIM3

### Channel1: PWM Generation CH1

### Channel2: PWM Generation CH2

#### 2.7.1. Parameter Settings:

**Counter Settings:**

Prescaler (PSC - 16 bits value)                      0

Counter Mode                      Up

Counter Period (AutoReload Register - 16 bits value )                      65535

Internal Clock Division (CKD)                      No Division

auto-reload preload                      Disable

**Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit)                      Disable (Trigger input effect not delayed)

Trigger Event Selection                      Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:**

Mode                      PWM mode 1

Pulse (16 bits value)                      0

Output compare preload                      Enable

Fast Mode                      Disable

CH Polarity                      High

**PWM Generation Channel 2:**

Mode                      PWM mode 1

Pulse (16 bits value)	0
Output compare preload	Enable
Fast Mode	Disable
CH Polarity	High

## 2.8. USART1

### Mode: Asynchronous

#### 2.8.1. Parameter Settings:

##### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

##### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

## 2.9. USART2

### Mode: Asynchronous

#### 2.9.1. Parameter Settings:

##### Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

##### Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

\* User modified value



### 3. System Configuration

#### 3.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PA4	ADC1_IN4	Analog mode	No pull-up and no pull-down	n/a	Capteur distance droite
	PB0	ADC1_IN8	Analog mode	No pull-up and no pull-down	n/a	Capteur distance gauche
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	<b>Very High *</b>	
	PB9	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	<b>Very High *</b>	
RCC	PC14-OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15-OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PH0 - OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1 - OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	Encodeur gauche voie A
	PA9	TIM1_CH2	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	Encodeur gauche voie B
TIM2	PA0-WKUP	TIM2_CH1	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	Encodeur droite voie A
	PA1	TIM2_CH2	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	Encodeur droite voie B
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	PWM moteur gauche
	PA7	TIM3_CH2	Alternate Function Push Pull	<b>Pull-up *</b>	<b>Medium *</b>	PWM moteur droite
USART1	PA10	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
	PB6	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
USART2	PA2	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
	PA3	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	<b>Very High *</b>	
GPIO	PC0	GPIO_EXTI0	<b>External Interrupt Mode with Falling</b>	No pull-up and no pull-down	n/a	Encodeur droite

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
			<b>edge trigger detection</b>			
	PB10	GPIO_EXTI10	<b>External Interrupt Mode with Falling edge trigger detection</b>	No pull-up and no pull-down	n/a	Encodeur gauche
	PB3	GPIO_Output	Output Push Pull	<b>Pull-up *</b>	<b>High *</b>	Enable moteur

### 3.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA2_Stream2	Peripheral To Memory	<b>Very High *</b>
USART1_TX	DMA2_Stream7	Memory To Peripheral	<b>Very High *</b>
USART2_RX	DMA1_Stream5	Peripheral To Memory	<b>Very High *</b>
USART2_TX	DMA1_Stream6	Memory To Peripheral	<b>Very High *</b>

#### USART1\_RX: DMA2\_Stream2 DMA request Settings:

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

#### USART1\_TX: DMA2\_Stream7 DMA request Settings:

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

#### USART2\_RX: DMA1\_Stream5 DMA request Settings:

Mode: **Circular \***  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

#### USART2\_TX: DMA1\_Stream6 DMA request Settings:

Mode: Normal

Use fifo:	Disable
Peripheral Increment:	Disable
Memory Increment:	<b>Enable *</b>
Peripheral Data Width:	Byte
Memory Data Width:	Byte

### 3.3. NVIC configuration

#### 3.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
EXTI line0 interrupt	true	7	0
DMA1 stream5 global interrupt	true	0	0
DMA1 stream6 global interrupt	true	0	0
I2C1 event interrupt	true	11	0
I2C1 error interrupt	true	2	0
USART1 global interrupt	true	5	0
USART2 global interrupt	true	5	0
EXTI line[15:10] interrupts	true	7	0
DMA2 stream2 global interrupt	true	5	0
DMA2 stream7 global interrupt	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 global interrupt	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
FPU global interrupt	unused		

#### 3.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
EXTI line0 interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true
DMA1 stream6 global interrupt	false	true	true
I2C1 event interrupt	false	true	true
I2C1 error interrupt	false	true	true
USART1 global interrupt	false	true	true
USART2 global interrupt	false	true	true
EXTI line[15:10] interrupts	false	true	true
DMA2 stream2 global interrupt	false	true	true
DMA2 stream7 global interrupt	false	true	true

\* User modified value

## 4. System Views

### 4.1. Category view

#### 4.1.1. Current

Middleware

System Core

Analog

Timers

Connectivity

Multimedia

Computing

DMA ✓

ADC1 ✓

TIM1 ✓

I2C1 ✓

GPIO ✓

TIM2 ✓

USART1 ✓

IVIC ✓

TIM3 ✓

USART2 ✓

RCC ✓

SYS ✓

## 5. Docs & Resources

Type

Link