



ENGN 4213/6213 Digital Systems and Microprocessors
Semester 1, 2023

Tutorial 2

Question 1:

- Explain and compare **Structural** vs **Behavioral** (also sometimes called *procedural*) design procedure in Verilog with the help of Verilog `assign` statement and `always` block.
- Use `assign` statement and `always` block to design a 4 to 16 decoder. Explain the advantage and disadvantage of the two designs.

Question 2:

- Describe the functionality of a blocking and non-blocking assignment in a Verilog `always` block.
- Explain the functionality of the following two sets of Verilog codes for a module with input signal `wire A` and output signal `reg D`:

Blocking	Non-blocking
<pre>always @(posedge clk) // block triggered on the rising edge of clock begin B = A; C = B; D = C; end</pre>	<pre>always @(posedge clk) // block triggered on the rising edge of clock begin B <= A; C <= B; D <= C; end</pre>

Question 3:

Use Verilog to design the following hardware:

- 4 to 1 multiplexer
- 4-bit SIPO register
- A parallel bank of four D flip-flops with an additional input to disable the output.
- A clock-divider implementing $1/(2^4)$ division.