









SN74LV4052A ZHCSWI7L - MAY 1999 - REVISED JUNE 2024

SN74LV4052A 双路 4 通道模拟多路复用器和多路解复用器

1 特性

- 1.65V 至 5.5V V_{CC} 运行
- 快速开关
- 高开关输出电压比
- 低开关间串扰
- 极低输入电流
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范的要求
- ESD 保护性能超过 JESD 22 规范要求:
 - 2000V 人体放电模型 (A114-A)
 - 1000V 充电器件模型 (C101)

2 应用

- 电信
- 信息娱乐系统
- 信号选通和隔离
- 家用电器
- 可编程逻辑电路
- 调制和解调

3 说明


SNx4LV4052A 器件是可在 1.65V 至 5.5V V_{CC} 电压下 运行的双路 4 通道 CMOS 模拟多路复用器和多路解复 用器。

SNx4LV4052A 器件能够处理模拟和数字信号。每个通 道允许在任意方向传输振幅高达 5.5V(峰值)的信

封装信息

器件型号	封装 ⁽¹⁾	封装尺寸 ⁽²⁾
	D (SOIC , 16)	9.9mm × 6mm
SNx4LV4052A	PW (TSSOP, 16)	5mm × 6.4mm
	RGY (VQFN , 16)	4mm × 3.5mm

- 有关更多信息,请参阅节11。
- 封装尺寸(长×宽)为标称值,并包括引脚(如适用)。



Copyright © 2016, Texas Instruments Incorporated

逻辑图(正逻辑)

English Data Sheet: SCLS429




Table of Contents

1 特性	1	7.2 F
2 应用		7.3 F
3 说明		7.4 D
4 Pin Configuration and Functions		8 Appli
5 Specifications		8.1 A
5.1 Absolute Maximum Ratings		8.2 T
5.2 ESD Ratings		8.3 P
5.3 Thermal Information: SN74LV4052A		8.4 L
5.4 Recommended Operating Conditions		9 Devid
5.5 Electrical Characteristics		9.1 D
5.6 Timing Characteristics V _{CC} = 2.5V ± 0.2V		9.2 R
5.7 Timing Characteristics V _{CC} = 3.3V ± 0.3V		9.3 🕏
5.8 Timing Characteristics V _{CC} = 5V ± 0.5V		9.4 T
5.9 AC Characteristics		9.5 青
5.10 Typical Characteristics		9.6
6 Parameter Measurement Information	10	10 Rev
7 Detailed Description	14	11 Mec
7 1 Overview		Infor

7.2 Functional Block Diagram	. 14
7.3 Feature Description	.14
7.4 Device Functional Modes	.14
B Application and Implementation	. 15
8.1 Application Information	
8.2 Typical Application	
8.3 Power Supply Recommendations	.16
8.4 Layout	. 16
Device and Documentation Support	.18
9.1 Documentation Support	. 18
9.2 Receiving Notification of Documentation Updates	
9.3 支持资源	.18
9.4 Trademarks	. 18
9.5 静电放电警告	18
9.6 术语表	. 18
0 Revision History	
1 Mechanical, Packaging, and Orderable	
Information	19



4 Pin Configuration and Functions








图 4-2. RGY Package, 16-Pin VQFN With Thermal Pad (Top View)

表 4-1. Pin Functions

ı	PIN	TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
2Y0	1	I/O	Port 2 channel 0
2Y2	2	I/O	Port 2 channel 2
2-COM	3	I/O	Port 2 common channel
2Y3	4	I/O	Port 2 channel 3
2Y1	5	I/O	Port 2 channel 1
INH	6	I	Inhibit input
GND	7	_	Device ground
GND	8	_	Device ground
В	9	I	Logic input selector B
Α	10	I	Logic input selector A
1Y3	11	I/O	Port 1 channel 3
1Y0	12	I/O	Port 1 channel 0
1-COM	13	I/O	Port 1 common channel
1Y1	14	I/O	Port 1 channel 1
1Y2	15	I/O	Port 1 channel 2
V _{CC}	16	_	Device power

Product Folder Links: SN74LV4052A

(1) I = input, O = output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1) (3)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		- 0.5	7.0	V
VI	Logic input voltage range	Logic input voltage range		7.0	V
V _{IO}	Switch I/O voltage range ^{(2) (3)}	Switch I/O voltage range ^{(2) (3)}		V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	- 20		mA
I _{IOK}	Switch IO diode clamp current	V _{IO} < 0 or V _{IO} > V _{CC}	- 50	50	mA
I _T	Switch continuous current	V _{IO} = 0 to V _{CC}		±25	mA
	Continuous current through V _{CC}	Continuous current through V _{CC} or GND			mA
T _J	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		- 65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Pins are diode-clamped to the power-supply rails. Over voltage signals must be voltage and current limited to maximum ratings.
- (3) This value is limited to 5.5V maximum

5.2 ESD Ratings

				VALUE	UNIT
	Human body model (HBM), per AEC Q100-002 ⁽¹⁾	All pins	±4000		
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011	All pins	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Thermal Information: SN74LV4052A

		SN74LV4052A	SN74LV4052A	SN74LV4052A	
THERMAL METRIC (1)		D (SOIC)	PW (TSSOP)	RGY (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS	
R _{0 JA}	Junction-to-ambient thermal resistance	115.2	140.2	89.4	°C/W
R _{θ JC(top)}	Junction-to-case (top) thermal resistance	75.0	72.6	89.7	°C/W
R ₀ JB	Junction-to-board thermal resistance	76.6	98.7	65.4	°C/W
ΨЈТ	Junction-to-top characterization parameter	31.3	13.4	25.0	°C/W
ΨЈВ	Junction-to-board characterization parameter	75.7	97.3	65.2	°C/W
R _{θ JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	48.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: SN74LV4052A English Data Sheet: SCLS429

Copyright © 2024 Texas Instruments Incorporated



5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	NOM MAX	UNIT
V _{CC}	Supply voltage		1 ⁽²⁾	5.5	V
		V _{CC} = 1.65	1.2	5.5	
		V _{CC} = 2V	1.5	5.5	
V _{IH}	High-level input voltage, logic control inputs	V _{CC} = 2.3V to 2.7V	V _{CC} x 0.7	5.5	V
	iogio comi oi inipatto	V _{CC} = 3V to 3.6V	V _{CC} x 0.7	5.5	
		$V_{CC} = 4.5V \text{ to } 5.5V$	V _{CC} x 0.7	5.5	
		V _{CC} = 1.65	0	0.4	
	Low-level input voltage, logic control inputs	V _{CC} = 2V	0	0.5	
V _{IL}		V _{CC} = 2.3V to 2.7V	0	V _{CC} x 0.3	V
		V _{CC} = 3V to 3.6V	0	V _{CC} x 0.3	
		$V_{CC} = 4.5V \text{ to } 5.5V$	0	V _{CC} x 0.3	
VI	Logic control input voltage		0	5.5	V
V _{IO}	Switch input or output voltage		0	V _{CC}	V
		V _{CC} = 2.3V to 2.7V		200	
Δ t/ Δ V	Logic input transition rise or fall rate	V _{CC} = 3V to 3.6V		100	ns/V
		$V_{CC} = 4.5V \text{ to } 5.5V$		20	
T _A	Ambient temperature		- 40	125	°C

All unused inputs of the device must be held at V_{CC} or GND for proper device operation. Refer to TI application report Implications of Slow or Floating CMOS Inputs, SCBA004.

5.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{CC}	MIN	TYP	MAX	UNIT
r _{ON}	ON-state switch resistance	$I_T = 2mA,$ $V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$	25°C	1.65V		60	150	Ω
r _{ON}	ON-state switch resistance	$\begin{split} I_T &= 2mA, \\ V_I &= V_{CC} \text{ or GND}, \\ V_{INH} &= V_{IL} \end{split}$	- 40°C to 85°C	1.65V			225	Ω
r _{ON}	ON-state switch resistance	$I_T = 2mA,$ $V_I = V_{CC} \text{ or GND},$ $V_{INH} = V_{IL}$	- 40°C to 125°C	1.65V			225	Ω
			25°C			38	180	Ω
		I _T = 2mA,	- 40°C to 85°C	2.3V			225	
			- 40°C to 125°C				225	
			25°C			30	150	
r _{ON}	ON-state switch resistance	$V_I = V_{CC}$ or GND,	- 40°C to 85°C	3V			190	Ω
	rociolarios	$V_{INH} = V_{IL}$	- 40°C to 125°C				190	
			25°C			22	75	Ω
			- 40°C to 85°C	4.5V			100	
			- 40°C to 125°C				100	
r _{ON(p)}	Peak ON-state resistance	$\begin{split} I_T &= 2\text{mA},\\ V_I &= \text{GND to V}_{\text{CC}},\\ V_{\text{INH}} &= V_{\text{IL}} \end{split}$	25°C	1.65V		220	600	Ω

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

5

⁽²⁾ When using a V_{CC} of ≤1.2V, it is recommended to use these devices only for transmitting digital signals. When supply voltage is near 1.2V the analog switch ON resistance becomes very non-linear



5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{CC}	MIN	TYP	MAX	UNIT
r _{ON(p)}	Peak ON-state resistance	$\begin{split} I_T &= 2mA, \\ V_I &= GND \text{ to } V_{CC}, \\ V_{INH} &= V_{IL} \end{split}$	- 40°C to 85°C	1.65V			700	Ω
r _{ON(p)}	Peak ON-state resistance	$I_T = 2mA,$ $V_I = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	- 40°C to 125°C	1.65V			700	Ω
			25°C			113	500	
			- 40°C to 85°C	2.3V			600	Ω
			- 40°C to 125°C				600	
		I _T = 2mA,	25°C			54	180	
ON(p)	Peak ON-state resistance	$V_I = GND$ to V_{CC} ,	- 40°C to 85°C	3V			225	Ω
	rodistanto	$V_{INH} = V_{IL}$	- 40°C to 125°C				225	
			25°C			31	100	
			- 40°C to 85°C	4.5V			125	Ω
			- 40°C to 125°C				125	
Δ r _{ON}	Difference in ON- state resistance between switches	I_T = 2mA, V_I = GND to V_{CC} , V_{INH} = V_{IL}	25°C	1.65V		3	40	Ω
∆ r _{ON}	Difference in ON- state resistance between switches	$\begin{split} I_T &= 2\text{mA},\\ V_I &= \text{GND to V}_{\text{CC}},\\ V_{\text{INH}} &= V_{\text{IL}} \end{split}$	- 40°C to 85°C	1.65V			50	Ω
∆ r _{ON}	Difference in ON- state resistance between switches	$I_T = 2mA,$ $V_I = GND \text{ to } V_{CC},$ $V_{INH} = V_{IL}$	- 40°C to 85°C	1.65V			50	Ω
			25°C			2.1	30	
			- 40°C to 85°C	2.3V			40	Ω
			- 40°C to 125°C				40	
	Difference in ON-	$I_T = 2mA$,	25°C			1.4	20	
Δ r _{ON}	state resistance	$V_I = GND$ to V_{CC} ,	- 40°C to 85°C	3V			30	Ω
	between switches	$V_{INH} = V_{IL}$	- 40°C to 125°C				30	
			25°C			1.3	15	
			- 40°C to 85°C	4.5V			20	Ω
			- 40°C to 125°C				20	
•			25°C				0.1	
l _{IH} I _{IL}	Control input current	V _I = 5.5V or GND	- 40°C to 85°C	0 to 5.5V			1	μΑ
'L			- 40°C to 125°C				2	
		$V_I = V_{CC}$ and $V_O =$	25°C				0.1	
S(off)	OFF-state switch	GND, or V_I = GND and V_O =	- 40°C to 85°C	5.5V			1	μA
0(011)	leakage current	V_{CC} , $V_{INH} = V_{IH}$	- 40°C to 125°C				2	·
	ON state and I	$V_I = V_{CC}$ or GND,	25°C				0.1	
$I_{S(on)}$	ON-state switch leakage current	$V_{INH} = V_{IL}$	- 40°C to 85°C	5.5V			1	μA
		(see Figure 6-3)	- 40°C to 125°C				2	
			25°C			0.01		
I _{cc}	Supply current	$V_{I} = V_{CC} \text{ or GND}$ $V_{INH} = 0V$	- 40°C to 85°C	5.5V			20	μA
			- 40°C to 125°C				40	

Product Folder Links: SN74LV4052A

5.5 Electrical Characteristics (续)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	Condition	T _A	V _{cc}	MIN TYP	MAX	UNIT
C _{IC}	Control input capacitance	f = 10MHz	25°C	3.3V	2		pF
Cos	Switch terminal capacitance	f = 10MHz	25°C	3.3V	5		pF
C _{IS}	Common terminal capacitance	f = 10MHz	25°C	3.3V	23		pF
C _{OS(on)}	Common terminal ON-capacitance	f = 10MHz	25°C	3.3V	23		pF
C _F	Feedthrough capacitance	f = 10MHz	25°C	3.3V	0.5		pF
C _{PD}	Power dissipation capacitance	C _L = 50pF, f = 10MHz	25°C	3.3V	6		pF

5.6 Timing Characteristics V_{CC} = 2.5V \pm 0.2V

I	PARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.9	10	
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	Yn or COM C _L = 15pF	- 40°C to 85°C			16	ns
THE	asia, iiiis				- 40°C to 125°C			18	
					25°C		6.6	18	
	Enable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			23	ns
PZL					- 40°C to 125°C			25	
t _{PHZ}					25°C		7.4	18	
	Disable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			23	ns
PLZ					- 40°C to 125°C			25	
			Yn Yn or COM	C _L = 50pF	25°C		3.8	12	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn			- 40°C to 85°C			18	ns
YPAL	dolay time				- 40°C to 125°C			20	
					25°C		7.8	28	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF	- 40°C to 85°C			35	ns
PZL	unio				- 40°C to 125°C			35	
					25°C		11.5	28	
t_{PHZ} t_{PLZ}	Disable delay time	, IIVH	COM or Yn C _L =	C _L = 50pF	- 40°C to 85°C			35	ns
PLZ					- 40°C to 125°C			35	

5.7 Timing Characteristics V_{CC} = 3.3V \pm 0.3V

P/	RAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		1.2	6	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF	- 40°C to 85°C			10	ns
T-FILL	asia, aiiis				- 40°C to 125°C			12	
					25°C		4.7	12	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			15	ns
FZL					- 40°C to 125°C			18	



5.7 Timing Characteristics V_{CC} = 3.3V \pm 0.3V (续)

P	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C	-	5.7	12	
t_{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			15	ns
FLZ					- 40°C to 125°C			18	
					25°C		2.5	9	
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF	- 40°C to 85°C			12	ns
PHL	dolay time				- 40°C to 125°C			14	
					25°C		5.5	20	
t_{PZH}	Enable delay time	INH	COM or Yn	C _L = 50pF	- 40°C to 85°C			25	ns
-FZL					- 40°C to 125°C			25	
					25°C		8.8	20	
t_{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50pF	- 40°C to 85°C			25	ns
FLZ					- 40°C to 125°C			25	

5.8 Timing Characteristics V_{CC} = 5V ± 0.5V

Р	ARAMETER	FROM (INPUT)	TO (OUTPUT)	CONDITIONS	T _A	MIN	TYP	MAX	UNIT
					25°C		0.6	4	
t _{PLH} t _{PHL}	Propagation delay time	COM or Yn	Yn or COM	C _L = 15pF	- 40°C to 85°C		· · · · · · · · · · · · · · · · · · ·	7	ns
THE					- 40°C to 125°C			10	
					25°C		3.5	8	
t _{PZH}	Enable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			10	ns
PZL					- 40°C to 125°C			12	
					25°C		4.4	10	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 15pF	- 40°C to 85°C			11	ns
PLZ					- 40°C to 125°C			12	
					25°C		1.5	6	
t _{PLH}	Propagation delay time	COM or Yn	Yn or COM	C _L = 50pF	- 40°C to 85°C			8	ns
PHL	dolay iiiio				- 40°C to 125°C			10	
					25°C		4	14	
t _{PZH} t _{PZL}	Enable delay time	INH	COM or Yn	C _L = 50pF	- 40°C to 85°C			18	ns
PZL	unio				- 40°C to 125°C			18	
					25°C		6.2	14	
t _{PHZ}	Disable delay time	INH	COM or Yn	C _L = 50pF	- 40°C to 85°C			18	ns
PLZ					- 40°C to 125°C			18	

5.9 AC Characteristics

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	IONS	MIN	TYP	MAX	UNIT
				C _L = 50pF, R _L =	V _{CC} = 2.3V		30		
Frequency				$ 600 \Omega $, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		35		
response (switch on)	COM or Yn	Yn or COM	3N/4LV4032	wave)	V _{CC} = 4.5V		50		MHz

Product Folder Links: SN74LV4052A

Copyright © 2024 Texas Instruments Incorporated

5.9 AC Characteristics (续)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	Device	CONDIT	IONS	MIN	TYP	MAX	UNIT
				C _L = 50pF, R _L =	V _{CC} = 2.3V		20		
Charge Injection (control input to	INH	COM or Yn		$ 600 \Omega $, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		35		mV
signal output)				wave) (see Figure 6-8)	V _{CC} = 4.5V		60		
				C _L = 50pF, R _L =	V _{CC} = 2.3V		- 45		
Feedthrough	0014 1/4	V		$ 600 \Omega $, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		- 45		-10
attenuation (switch off)	COM or Yn	Yn or COM		wave) (see Figure 6-9) (2)	V _{CC} = 4.5V		- 45		dB
				C _L = 50pF, R _L =	V _{CC} = 2.3V		- 45		
Crosstalk				$ 600 \Omega $, $ F_{in} = 1MHz$ (sine	V _{CC} = 3V		- 45		
(between any switches)	COM or Yn	Yn or COM		wave) (see Figure 6-7) (2)	V _{CC} = 4.5V		- 45		dB
				C _L = 50pF, R _L =	$V_{I} = 2V_{p-p}$ $V_{CC} = 2.3V$		0.1		
Sine-wave distortion	COM or Yn	Yn or COM		10k Ω, $F_{in} = 1kHz$ (sine wave)	V _I = 2.5V _{p-p} V _{CC} = 3V		0.1		%
				(see Figure 6-9)	$V_{I} = 4V_{p-p}$ $V_{CC} = 4.5V$		0.1		

5.10 Typical Characteristics




图 5-1. Typical Propagation Delay vs V_{cc}



6 Parameter Measurement Information





图 6-1. ON-State Resistance Test Circuit



Condition 1: $V_I = 0$, $V_O = V_{CC}$ Condition 2: $V_I = V_{CC}$, $V_O = 0$

图 6-2. OFF-State Switch Leakage-Current Test Circuit




图 6-3. ON-State Switch Leakage-Current Test Circuit






图 6-4. Propagation Delay Time, Signal Input to Signal Output



VOLTAGE WAVEFORMS


图 6-5. Switching Time (t_{PZL} , t_{PLZ} , t_{PZH} , t_{PHZ}), Control to Signal Output





NOTE A: f_{in} is a sine wave.

图 6-6. Frequency Response (Switch ON)






图 6-7. Crosstalk Between Any Two Switches




图 6-8. Crosstalk Between Control Input and Switch Output






图 6-9. Feedthrough Attenuation (Switch OFF)




图 6-10. Sine-Wave Distortion

13

English Data Sheet: SCLS429

7 Detailed Description

7.1 Overview

The SNx4LV4052A device is a dual, 4-channel CMOS analog multiplexer and demultiplexer that is designed for 2V to $5.5V~V_{CC}$ operation. It has low input current consumption at the digital input pins and low crosstalk between switches. The active low Inhibit (INH) tri-state all the channels when high and when low, depending on the A and B inputs, one of the four independent input/outputs (nY0 - nY3) connects to the COM channel. The SNx4LV4052A is available in multiple package options including TSSOP (PW) and QFN (RGY).

7.2 Functional Block Diagram




图 7-1. Logic Diagram (Positive Logic)

7.3 Feature Description

- The SNx4LV4052A operates from 2V to 5.5V V_{CC} with extremely low input current consumption at the CMOS input pins of A, B and INH.
- The SNx4LV4052A enables fast switching with low crosstalk between the switches. 5.5V peak level bidirectional transmission allowed with the either analog or digital signals.

7.4 Device Functional Modes

表 7-1 lists the functional modes of SNx4LV4052A.

表 7-1. Function Table

	INPUTS		ON CHANNELS			
INH	INH B A					
L	L	L	1Y0, 2Y0			
L	L	Н	1Y1, 2Y1			
L	Н	L	1Y2, 2Y2			
L	Н	Н	1Y3, 2Y3			
Н	Х	Х	None			

Copyright © 2024 Texas Instruments Incorporated Product Folder Links: SN74LV4052A

8 Application and Implementation


备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客 户应负责确定 器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

8.1 Application Information

Typical applications for the SNx4LV4052A include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

图 8-1. Typical I²C Multiplexing Application

8.2.1 Design Requirements

Designing with the SNx4LV4052A device requires a stable input voltage between 2V and 5.5V (see Recommended Operating Conditions for details). Another important design consideration are the characteristics of the signal being multiplexed—ensure no important information is lost due to timing or incompatibility with this device.

8.2.2 Detailed Design Procedure

The SNx4LV4052A dual 1- to 4-channel multiplexer is an excellent choice for I²C selection. The I²C data and clock lines are selected using A,B select lines from the MCU. The pullup resistors are selected based on the capability of the driver. Low pullup resistor results in faster rise time; however, it generates additional current during the low state into the driver. See the Recommended Operating Conditions for the input transition rates $(V_{IH} \text{ and } V_{II})$ of the CMOS inputs.

Product Folder Links: SN74LV4052A

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

15

8.2.3 Application Curve




图 8-2. Maximum Propagation Delay vs V_cc

8.3 Power Supply Recommendations

Most systems have a common 3.3V or 5V rail that can supply the V_{CC} pin of this device. If this rail is not available, a switched-mode power supply (SMPS) or a low dropout regulator (LDO) can supply this device from a higher-voltage rail.

See the *Recommended Operating Conditions* for operating voltage range for this device. Having bypass capacitors of 0.1µF is highly recommended.

8.4 Layout

8.4.1 Layout Guidelines

TI recommends keeping the signal lines as short and as straight as possible (see 8-3). Incorporation of microstrip or stripline techniques are also recommended when signal lines are more than 1 in. long. These traces must be designed with a characteristic impedance of either 50Ω or 75Ω as required by the application.

Do not place this device too close to high-voltage switching components because they may cause interference. Not all PCB traces can be straight and therefore some traces must turn corners. 8 8-4 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.

Product Folder Links: SN74LV4052A



8.4.2 Layout Example




图 8-3. Layout Schematic




图 8-4. Trace Example

17

English Data Sheet: SCLS429



9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

· Texas Instruments, Implications of Slow or Floating CMOS Inputs

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 支持资源

TI E2E™中文支持论坛是工程师的重要参考资料,可直接从专家处获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题,获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的使用条款。

9.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

9.5 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

10 Revision History

注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision K (November 2016) to Revision L (June 2024)	Page
•	通篇更新了表格、图和交叉参考的编号格式	1
•	Added new VIH and VIL Specifications at 1.65V Vcc	5
•	Increased max ambient temperature max to 125C	5
•	Added Ron, Ron Peak, and Delta Ron Specifications at 1.65V Vcc	<mark>5</mark>
•	Added Ron, Ron Peak, and Delta Ron Specifications at 125C	5
•	Added Timing Specifications at 125C	7
C	hanges from Revision J (October 2012) to Revision K (November 2016)	Page
•	添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局	部分、器
	<i>件和文档支持</i> 部分以及 <i>机械、封装和可订购信息</i> 部分	1
•	删除了 <i>订购信息</i> 表,请参阅数据表末尾的 <i>封装选项附录</i>	1
•	从数据表中删除了 SN54LV4052A	1

Copyright © 2024 Texas Instruments Incorporated



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

提交文档反馈

19

www.ti.com 20-Aug-2024

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LV4052AD	OBSOLETE	SOIC	D	16		TBD	Call TI	Call TI	-40 to 85	LV4052A	
SN74LV4052ADBR	NRND	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	
SN74LV4052ADBRE4	NRND	SSOP	DB	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	
SN74LV4052ADGVR	NRND	TVSOP	DGV	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LW052A	
SN74LV4052ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LV4052A	Samples
SN74LV4052AN	NRND	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74LV4052AN	
SN74LV4052ANSR	NRND	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	74LV4052A	
SN74LV4052APW	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW052A	
SN74LV4052APWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	LW052A	Samples
SN74LV4052APWT	OBSOLETE	TSSOP	PW	16		TBD	Call TI	Call TI	-40 to 85	LW052A	
SN74LV4052ARGYR	ACTIVE	VQFN	RGY	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	LW052A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

PACKAGE OPTION ADDENDUM

www.ti.com 20-Aug-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV4052A:

Automotive: SN74LV4052A-Q1

Enhanced Product : SN74LV4052A-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Jun-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV4052ADBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74LV4052ADGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
SN74LV4052ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74LV4052ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN74LV4052APWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052APWT	TSSOP	PW	16	250	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LV4052ARGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 6-Jun-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV4052ADBR	SSOP	DB	16	2000	356.0	356.0	35.0
SN74LV4052ADGVR	TVSOP	DGV	16	2000	356.0	356.0	35.0
SN74LV4052ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LV4052ANSR	SO	NS	16	2000	356.0	356.0	35.0
SN74LV4052APWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74LV4052APWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74LV4052APWT	TSSOP	PW	16	250	356.0	356.0	35.0
SN74LV4052ARGYR	VQFN	RGY	16	3000	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Jun-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74LV4052AD	D	SOIC	16	40	507	8	3940	4.32
SN74LV4052AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4052AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LV4052APW	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LV4052APWE4	PW	TSSOP	16	90	530	10.2	3600	3.5
SN74LV4052APWG4	PW	TSSOP	16	90	530	10.2	3600	3.5



SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024,德州仪器 (TI) 公司