


1.

a.

E	S	R	Q	Q+
0	X	X	0	0
0	X	X	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	Undetermined	Undetermined

b.




c.

E	S	R	Q	Q+	Actual Behavior	Explanation
0	X	X	0	0	0	E is 0 so Q stays the same E is 1 and no inputs so Q stays the same
0	X	X	1	1	1	
1	0	0	0	0	0	
1	0	0	1	1	1	
1	0	1	0	0	0	
1	0	1	1	0	0	
1	1	0	0	1	1	
1	1	0	1	1	1	
1	1	1	Undetermined	Undetermined	Undetermined	

2.

a.



The diagram shows a 4-bit ripple-carry adder circuit. It consists of two integrated circuits: a 7404 Hex Inverter (labeled '004 Hex Inverter') and a 7400 Quad 2-Input NAND Gate (labeled '000\_Quad\_2 Input NAND Gate').


The 7404 Hex Inverter is configured with its inputs 1, 2, 3, and 4 connected to the inputs A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub>, and A<sub>4</sub> respectively. Its outputs 5, 6, 7, and 8 are connected to the inputs B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>, and B<sub>4</sub> of the 7400 NAND Gate. The 7400 NAND Gate is configured with its inputs 1, 2, 3, and 4 connected to the inputs A<sub>1</sub>, A<sub>2</sub>, A<sub>3</sub>, and A<sub>4</sub> respectively. Its outputs 5, 6, 7, and 8 are connected to the inputs B<sub>1</sub>, B<sub>2</sub>, B<sub>3</sub>, and B<sub>4</sub> of the 7404 Hex Inverter. The carry-in (C<sub>in</sub>) is connected to input 14 of the 7400 NAND Gate. The carry-out (C<sub>out</sub>) is connected to input 14 of the 7404 Hex Inverter. The sum outputs (Q<sub>1</sub>, Q<sub>2</sub>, Q<sub>3</sub>, Q<sub>4</sub>) are connected to outputs 5, 6, 7, and 8 of the 7400 NAND Gate. The carry-out (Q') is connected to output 14 of the 7404 Hex Inverter.

3.

a.


L1	L2	L3	R	L1+	L2+	L3+
X	X	X	0	0	0	0
0	0	0	1	0	0	1
0	0	1	1	0	1	0
0	1	0	1	0	1	1
0	1	1	1	1	0	0
1	0	0	1	1	0	1
1	0	1	1	1	1	0
1	1	0	1	1	1	1
1	1	1	1	0	0	0

b.




c.

$L1+ = \Sigma m(3, 4, 5, 6)$




$$L1+ = L1.L2' + L1.L3' + L1'.L2.L3$$

$$L2+ = \Sigma m(1, 2, 5, 6)$$




$$L2+ = L2'.L3 + L2.L3'$$

$$L3+ = \Sigma m(0, 2, 4, 6)$$




$$L3+ = L3'$$

d.




e.




4.


a.



b.



c.



d. Basically, when D is high, then Q is high, and Q' is low. The change in Q and Q' always occurs at the next positive edge (when the clock goes from low to high) of the clock sequence.

- At the beginning, Q' would change to high at positive edge clock 0 because D was low at that point. Q would stay the same as D
- D went from low to high at low point between clock 0 and 1, so Q would go from low to high at the next positive edge, which was the beginning of 1.
- When D went from high to low at the middle of clock 1 and 2, Q would change from high to low at the positive edge at clock 2. Q' would also change from low to high at the same time as Q.
- The rest would follow the same principles