Fail-Safe In-Orbit Reprogramming of a Spacecraft Controller

Software Architecture

Reference	TBD **[TBD-1]**
Issue / revision	Issue 1, Revision 0 — DRAFT
Date	11 October 2026
Author	Andrew Toma
Open items	3 TBD, 0 TBR (App. A)

Document change record

Issue	Rev.	Date	Change
1	0	2026-10-11	First draft

1.0 Purpose and Scope

This document records the software architecture of the System: its components, what each does, how they connect, and the design decisions behind them [1, Sec. 4.2.3, p. 33]. It covers the three software items of the requirements [6, Sec. 3.1].

The architecture concentrates on "the most pressing risks" [3, Sec. 4]: the eight catastrophic and critical hazards that do not yet meet the fault tolerance rule [5, Sec. 5.0]. The software qualities it is built for are the two a high-risk project emphasises, fault tolerance and security [3, Sec. 4], and the testability the requirements demand.

The architecture remains strictly hardware-agnostic, defining functional component behavior rather than the hardware that executes it, and concludes with the capabilities the hardware must provide. Detailed component designs, including specific algorithms and data structures, are documented before each component is implemented [1, Sec. 4.3.2, p. 34].

How to read it. Section 3.0 shows every component and one update on two figures. Section 5.0 holds the design decisions, each with the options weighed and the hazards it targets. Section 6.0 gives each component's role and the requirements it meets. Section 8.0 lists what the hardware must provide.

2.0 Documents

[1] NASA, *NASA Software Engineering Requirements*, NPR 7150.2D.
[2] NASA, *NASA Software Engineering Handbook*, NASA-HDBK-2203, Version D, Topic 5.13 "SwDD – Software Design Description".
[3] NASA, *NASA Software Engineering Handbook*, NASA-HDBK-2203, Version D, SWE-057 "Software Architecture".
[4] *Fail-Safe In-Orbit Reprogramming of a Spacecraft Controller — Concept of Operations*, Issue 1, Revision 1, Draft.
[5] *Fail-Safe In-Orbit Reprogramming of a Spacecraft Controller — Hazard Analysis*, Issue 1, Revision 1, Draft.
[6] *Fail-Safe In-Orbit Reprogramming of a Spacecraft Controller — Software Requirements Specification*, Issue 1, Revision 0, Draft.
[7] *Fail-Safe In-Orbit Reprogramming of a Spacecraft Controller — Software Classification*, Issue 1, Revision 1, Draft.
[8] NASA, *NASA Software Safety Guidebook*, NASA-GB-8719.13, 2004.

[9] MCUboot project, *Bootloader* design document, `docs/design.md`, commit 1d2643c, 11 September 2026.
[10] G. Reeves and T. Neilson, "The Mars Rover Spirit FLASH Anomaly", IEEE Aerospace Conference, paper 1426, 2005.
[11] NASA, *Space System Protection Standard*, NASA-STD-1006A, 15 July 2022.
[12] NASA, *Fault Management Handbook*, NASA-HDBK-1002, Draft 2, 2 April 2012. A draft, not a released standard.
[13] MCUboot project, *Serial recovery*, `docs/serial_recovery.md`, commit 1d2643c, 11 September 2026.
[14] STMicroelectronics, *STM32G4 Series Reference Manual*, RM0440 Rev 9.
[15] STMicroelectronics, *STM32G431x6/x8/xB Datasheet*, DS12589 Rev 6.
[16] STMicroelectronics, *Introduction to System Memory Boot Mode on STM32 MCUs*, AN2606 Rev 70.
[17] STMicroelectronics, *STM32G4 Nucleo-32 Board (MB1430)*, UM2397 Rev 2.
[18] STMicroelectronics, *Discovery Kit with STM32MP257F MPU*, UM3385 Rev 2.

3.0 System Overview

The System has three software items [6, Sec. 3.1], each made of components (Figure 1). The ground software builds and checks the operator's commands, singly or as a planned sequence. It checks each firmware release the operator approves, signs it, checks the signed result, and encrypts everything as it is sent. It keeps every report that comes back. The onboard computer software checks everything that arrives and passes it on; between contacts it stores the controller's reports, watches the controller, and restores it when no firmware can run. The controller firmware acts on commands, reports its state and handles its own faults. It tries new firmware before keeping it and returns to working firmware on its own when the new firmware fails: a bootloader chooses which copy runs, and the last-resort firmware takes over when the main firmware cannot. Figure 2 follows one update from release to confirmed firmware.




Figure 1: The three software items and their components. The data link and the reprogramming link each have two independent connections, A and B. The dashed arrows are the reprogramming link, which reaches the controller whatever its memory holds.




Figure 2: One update, from release to confirmed firmware. If the trial fails, the controller returns to the previous copy (Figure 3).

4.0 Constraints

Three constraints of the ConOps change the design [4, Secs. 1.1.2 and 8.0].

C-3 System development is conducted by a single engineer. Component independence is achieved through isolated software codebases rather than organizational team separation; one engineer writing every codebase limits their diversity.

R-4 The space segment relies on a single onboard computer. A spacecraft can carry a second, redundant one, as the Mars Reconnaissance Orbiter does [12, App. F.2.15, Lesson 2041, p. 197]; how many is a spacecraft decision, outside this project. Its permanent failure halts command handling, telemetry reporting and firmware restoration. This single-point failure risk is formally accepted, so H-4 does not meet the fault tolerance rule [5, Sec. 5.2].

C-4 The onboard computer software and the controller firmware execute on two given development boards. The architectural design remains hardware-agnostic, with board compatibility evaluated separately at the end of this document.

5.0 Design Decisions

Each decision targets hazards that do not yet meet the fault tolerance rule [5, Sec. 5.2]. It states the problem, weighs the options, and lists the requirements the choice added to the requirements [6, App. A.9]. Where a proven design exists, it is one of the options [3, Sec. 4].

Options are compared by the smallest number of failures that, together, cause the hazard with that option in place. A catastrophic hazard needs at least three, a critical one two [5, Sec. 3.3]. The counts leave out the permanent loss of the onboard computer, an accepted risk (R-4). They are design targets, which the hazard analysis confirms in its design phase [5, Sec. 1.0]. In each options table, the last column marks the option the decision picks (YES) and the options it rejects (NO).

5.1 Start-Up and Fall-Back

Problem. Every firmware copy is started by the same bootloader and depends on the data it keeps over restarts. A defect in the bootloader, or kept data it cannot handle, stops every copy, and today's restore writes back the same bootloader, so the defect returns [5, Sec. 5.2]. One failure is then enough for H-8, the controller stopping between contacts with nothing on board to bring it back, and for H-1, the controller left with no firmware it can run and no way to restore it.

	Option	H-8 CRITICAL	Chosen
a	No bootloader: the last-resort firmware is the first code to run and decides which copy runs. A defect in it stops every start, and the restore puts the same firmware back, so the controller stays down until the ground loads a correction at the next contact.	1	NO
b	MCUboot's design [9, Sec. Boot Swap Types]: a small bootloader runs first, runs a new copy as a test and returns to the old copy unless the new one confirms itself. It survives a defect in any copy, but not one in the bootloader itself: that stops every start, and the restore writes the same bootloader back.	1	NO
c	Option b, plus a last-resort firmware sharing no code with the bootloader or the copies. When the bootloader fails, the controller goes silent and the onboard computer restores it, putting the last-resort firmware where the bootloader was, so it runs first (Figure 4). The controller stays down only if a second failure follows: a defect in the last-resort firmware, or a failed restore.	2	YES

Choice. Option c, shown in Figures 3 and 4. It keeps MCUboot's test and revert, which exists to keep bad firmware from leaving a device unusable [9, Sec. Boot Swap Types], and adds a last-resort firmware sharing no code with the rest [6, REQ-009]. The last-resort firmware is the controller's safe mode: it still accepts commands from the ground [12, Sec. 6.4.3.2.4, p. 85]. H-1, which also needs the ground's way in, is decided in Section 5.2.




Figure 3: Start-up and fall-back as a flow. Each diamond is a check with a yes and a no exit; a hang or too many failed starts counts as no. White: the two-copy test and revert of MCUboot [9, Sec. Boot Swap Types]. Grey: added for a controller that nobody can reach: the last-resort firmware, the wait for the operator after a fall-back [6, REQ-117], and the restore by the onboard computer.

Note. *The restore is how the onboard computer brings back a controller that runs no firmware. Through the reprogramming link, and without using any controller software, it restarts the controller, writes its own copy of the last-resort firmware into the place the controller starts from, clears the kept data and starts the controller again. It tells the ground at the next contact [6, REQ-054 to REQ-060].*




Figure 4: The controller's memory, not to scale. After a restore, the last-resort firmware (grey) sits in the bootloader's place and runs first.

Adds.

- REQ-119: The bootloader shall share no code with the main firmware or the last-resort firmware.
- REQ-120: The restore shall put the last-resort firmware in the bootloader's place, so that it runs first.
- REQ-121: The onboard computer software shall put back the bootloader and the main firmware through the reprogramming link when the operator orders it.

5.2 The Way Back In

Problem. When the bootloader is broken (Section 5.1), the controller runs nothing, and only a restore can bring it back. A restore that needed any software on the controller to receive it would fail at exactly that moment, which the requirements forbid [6, REQ-056]. The restore therefore needs a way into the controller's memory that works with nothing running on it, and the ground needs the same way in to load corrected firmware [6, REQ-058]. Targets H-1, the controller left with no firmware it can run and no way to restore it. The same way in also serves H-3 and H-4.

	Option	H-1 CATASTROPHIC	Chosen
a	The controller is asked to restore itself, as in MCUboot's serial recovery, which runs inside the bootloader [13, Sec. Entering Serial Recovery Mode]. A broken bootloader means nothing receives the order and nothing can load a correction.	1	NO
b	One separate way in that needs nothing running on the controller; the onboard computer drives it and can restart the controller. A broken bootloader is bypassed, but if this way in also breaks, nothing reaches the controller.	2	NO
c	Two separate ways in that share nothing: the controller's debug port, which writes memory directly with the processor stopped, and its factory loader, which a boot pin starts instead of our bootloader. A broken bootloader and one broken way in still leave the other. Each way in has its own driver on the onboard computer; a defect in the restore program that uses both is corrected by the system outside this project (A-6), as for H-3.	3	YES

Choice. Option c. It follows the principle of hardware commands, which a spacecraft executes on receipt without any flight software [11, Sec. 3.2, p. 9]. Such a command let the Spirit rover's team regain control while its flight software kept resetting: it made the software start without its flash memory [10, pp. 4 and 9]. Two ways in are the fewest that meet the rule. They still share the controller's memory and its reset wire; the hazard analysis counts these shared causes when it is re-run on this design.

The debug port stays open in flight. After launch nobody can reach the hardware (A-1), and locking the port would remove a way in. Because the port writes memory around the controller's own checks, the restore writes only images that have passed the same checks as an update, the bootloader included [6, REQ-118]; the port gives an attacker nothing the onboard computer has not already checked. Before launch the hardware can be reached during integration and testing; protecting it then is a ground procedure outside this System.

Adds.

- REQ-122: The reprogramming link shall have two connections, independent of each other: the controller's debug port and its factory loader, each able to load the controller's memory whatever that memory holds.
- REQ-123: The onboard computer software shall drive the debug port and the factory loader with separate drivers that share no code.
- REQ-124: The onboard computer software shall be able to restart the controller.
- REQ-125: No controller firmware shall be able to disable the debug port or the factory loader.

5.3 Restore Apart From Update

Problem. New firmware can reach the controller in two ways. In the normal update, the onboard computer sends it over the data link to the controller's running firmware, which writes it into memory. In the restore, the onboard computer writes it into the controller's memory itself, through the reprogramming link [6, REQ-058]. Both start on the onboard computer, from a copy of the firmware stored there. If one program did both jobs from one stored copy, a single defect in that program, or a single damaged copy, would block both ways at once. New firmware could then reach the controller only after the system outside this project corrects the onboard computer's software (A-6) [5, Sec. 5.2]. Targets H-3, new firmware no longer able to reach the controller.

	Option	H-3 CATASTROPHIC	Chosen
a	One program does both the update and the restore, and both read the same stored copy of the firmware. One defect in that program, or damage to that copy, blocks both ways; the only barrier left is the outside system correcting the onboard computer (A-6).	2	NO
b	Two separate programs, the update manager and the restore program, each with its own code and its own stored copy of the firmware. Blocking both ways takes a defect in each program, and the outside correction failing as well. Both still rely on the same onboard computer software for the checks on every image [6, REQ-118]: a defect there that refuses every image blocks both ways, with the outside correction failing.	2	YES

Choice. Option b. Apart from the checks, the two programs share nothing that one defect could reach: when the update fails, the restore still works, and the other way round. Every cause then takes three failures except a defect in the checks both programs rely on, which takes two. Both programs use the same checks so that the debug port gives an attacker nothing the onboard computer has not checked (Section 5.2); that remaining cause is an accepted risk.

Adds.

- REQ-126: The restore program shall share no code or stored data with the update manager.

5.4 Proof of Origin

Problem. The spacecraft must act only on commands and firmware that really come from the operator. Today a single key proves this for both [5, Sec. 5.2]. Whoever steals that key can send commands and upload firmware that pass every check on board, as if they were the operator. Targets H-2, firmware from someone else running on the controller, and H-5, someone else commanding the System.

	Option	H-2 CATASTROPHIC	H-5 CATASTROPHIC	Chosen
a	One shared secret: the same secret is stored on the ground and on the spacecraft, and every command and image carries a code computed from it. Whoever learns the secret, from the ground or by reading the spacecraft's memory, can make commands and images that pass every check.	1	1	NO
b	One digital signature: the ground signs every command and image with a signing key that never leaves the ground. The spacecraft holds only a checking key, which can check a signature but cannot make one, as in MCUboot [9, Sec. Security]. Reading the spacecraft's memory gives nothing away, but whoever steals the one signing key from the ground can sign anything.	1	1	NO
c	Encryption and one signature: every command and image is also encrypted, so the spacecraft accepts only what was encrypted with the right key [11, Sec. 4.1.1, p. 9]. The encryption key and the signing key are kept in two separate places on the ground: the encryption key only at the link encryptor, where transmissions are made, and the signing key in the ground software's key store. A false command or image takes stealing both keys.	2	2	NO
d	As c, plus a second signature made with a third key held on a hardware security key the operator carries, which signs inside itself and never lets the key out. A false command or image takes stealing all three keys, from three places.	3	3	YES

Choice. Option d, shown in Figure 5. Encryption is required along the whole command chain, from the operations center to execution on board [11, Secs. 3.2 and 4.1.1, pp. 8–9], and encryption together with signatures is the recommended defence in depth [11, Sec. 4.1.1.c, p. 10]. The controller checks firmware signatures again before running it [6, REQ-006], with different checking code from the onboard computer's, so that one defect in that code cannot let forged firmware through both checks [8, Sec. 7.4.2, p. 141]. The encryption key also sits on the onboard computer, which must decrypt; taking it from there means taking over the onboard computer, which would already give control of the whole System. The hazard analysis, re-run on this design, finds two failures for H-2 and H-5 rather than three: one code checks both signatures, and the restore writes past the controller's check. The author accepted that risk [5, Sec. 8.3].




Figure 5: Proof of origin. Each key is kept in its own place, so one stolen key is not enough. The spacecraft holds only checking keys, which cannot sign, and the encryption key, which it needs to decrypt. Commands stop at the onboard computer's check; firmware is checked again on the controller.

Adds.

- REQ-127: Every command and firmware image shall be encrypted from the ground software to the onboard computer software.
- REQ-128: Every command and firmware image shall carry two signatures, made with two keys kept apart from each other and from the encryption key.
- REQ-129: The onboard computer software shall act on a command or firmware image only when it decrypts and both signatures are valid.
- REQ-130: The controller firmware shall check firmware signatures with code different from the onboard computer software's.

5.5 Two Clocks

Problem. The onboard computer's clock decides when a command expires, when an arming command times out, when a scheduled command runs, which time each report is stamped with, and when a trial ends. Between contacts nothing checks that clock. If it jumps or drifts, a scheduled command runs at the wrong time and every report shows a wrong time, and nobody notices before the next contact [5, Sec. 5.2]. Targets H-6, here a scheduled command run at the wrong time, and H-9, here reports shown with wrong times.

	Option	H-6 CRITICAL	H-9 CRITICAL	Chosen
a	One clock, the onboard computer's, compared with the time sent from the ground only during contacts [6, REQ-072]. Between contacts, a wrong clock runs scheduled commands at the wrong time and stamps wrong times on reports, and nothing notices.	1	1	NO
b	Counters instead of times where possible: every report and command is numbered in order. The order survives a wrong clock, but a scheduled command still needs to know when to run, and a report still needs a time.	1	1	NO
c	A second clock in the controller, running from its own time source and set only by time values sent from the ground, never from the onboard computer's clock. A scheduled command runs only when both clocks agree on the time, and every report carries both times, so a wrong clock on one side shows up against the other. A wrong time sent from the ground would reach both clocks; the ground software checks every command before it is sent [6, REQ-089], which keeps that case at two failures, and a wrong time that passes that check is an accepted risk.	2	2	YES

Choice. Option c, shown in Figure 6.




Figure 6: Two clocks. Neither is set from the other, so one wrong value cannot reach both.

Adds.

- REQ-131: The controller firmware shall keep its own clock, from a time source separate from the onboard computer's.
- REQ-132: The controller's clock shall be set only by time values sent from the ground, never from the onboard computer's clock.
- REQ-133: The controller firmware shall refuse a command past its expiry, by its own clock.
- REQ-134: The controller firmware shall run a scheduled command only when its own clock agrees with the scheduled time within **[TBD-2]**.
- REQ-135: Every report shall carry the time of both clocks.

5.6 Held Data

Problem. Radiation can flip single bits in memory (A-5). A command that waits on board before it runs, the record that an arming command has arrived, and the data kept over restarts are all checked when they arrive, but then sit in memory. A bit flipped in that time changes them after the check and before their use: a changed command could run, or the controller could take itself to be armed when it is not [5, Sec. 5.2]. Targets H-6, here a command acted on in a form the operator did not intend.

	Option	H-6 CRITICAL	Chosen
a	Each item is checked once, when it arrives. A bit flipped afterwards goes unnoticed.	1	NO
b	Each waiting item is stored together with a check value, a number computed from its contents, and the check is repeated just before the item is used. The arming record is stored as a long pattern rather than a single yes-or-no bit, so one flipped bit cannot turn not armed into armed. A flipped bit now goes unnoticed only if a second error makes the check value match as well.	2	YES
c	Error-correcting memory: memory hardware that finds and repairs a flipped bit on its own. Also two failures, but only if the chip has that feature.	2	NO

Choice. Option b. MCUboot notes the same risk: skipping the check before use lets an image changed after a good check run unchecked [9, Sec. Integrity Check]. Unlike option c, option b needs no hardware feature; option c can be added where the hardware has it.

Adds.

- REQ-136: Every held command and the kept data shall be stored with a check value and checked just before use.
- REQ-137: The arm state shall be stored so that no single bit error makes it armed.

5.7 Two Kinds of Connection

Problem. The onboard computer reaches the controller over two data-link connections, so that losing one does not lose contact (O-3). But if both connections run through the same driver program at each end, one bug in that driver cuts both at the same moment (R-1) [5, Sec. 5.2]. Targets H-4, the controller no longer commanded or observed. The count is of failures that cut both connections at once.

	Option	Failures to cut both	Chosen
a	Two connections of the same kind, for example two serial lines, served by one driver at each end. One bug in that driver cuts both.	1	NO
b	Two connections of the same kind, each with its own driver. A fault that comes with that kind of connection, such as a flaw in the chip's hardware for it, still cuts both.	1	NO
c	Two different kinds of connection, for example a serial line and a CAN bus, each with its own driver. Cutting both takes a separate failure in each.	2	YES

Choice. Option c. One connection carries on when the other is cut (O-3). H-4 still falls to the loss of the onboard computer (R-4), and the hazard analysis, re-run on this design, finds two failures for it even without that loss: both connections failing in hardware. The author accepted that risk [5, Sec. 8.3].

Adds.

- REQ-138: The two data-link connections shall be of different kinds.

6.0 Components

Each component, its role, and the requirements it meets [2, Sec. 3.3]. Every requirement [6, Secs. 4.0–7.0] is met by at least one component, including those the design decisions added.

Every component is safety-critical [7, Sec. 4.0]. Every component is new code written for this System, except four that also use a published cryptographic library for their signing or encryption: the bootloader, the command and image checker, signing, and the link encryptor.

The components from the mode manager to the data-link drivers form the main firmware; the controller keeps two copies of it. Figure 3 shows which copy runs in each controller mode [4, Sec. 3.4].

Component	Role	Requirements
Controller firmware		
Bootloader	Runs first at every start. Sets a safe state, checks each firmware copy for damage and origin, counts failed starts, and starts the new, previous or last-resort firmware.	REQ-004 to 006, REQ-013 to 019, REQ-023, REQ-113, REQ-119, REQ-125, REQ-130, REQ-136
Mode manager	Holds the controller mode, runs the trial, and confirms new firmware or gives it up.	REQ-001 to 003, REQ-011 to 013, REQ-020, REQ-021, REQ-024 to 026, REQ-113, REQ-117, REQ-125, REQ-136
Command checker	Checks every command for mode, values, arming, expiry and repeats; checks held commands again before running them; answers and logs.	REQ-027 to 036, REQ-100, REQ-133, REQ-134, REQ-136, REQ-137
Update receiver	Stores new firmware in the free copy, never over the previous or last-resort firmware.	REQ-007, REQ-008
Health monitor	Tests the controller, detects faults, restarts it when it stops responding, and sends health and event reports.	REQ-022, REQ-037 to 041, REQ-135
Controller clock	Keeps the controller's own time, set only from ground time.	REQ-030, REQ-131, REQ-132
Data-link drivers	One driver for each data-link connection, sharing no code.	REQ-042, REQ-099, REQ-138
Last-resort firmware	A separate program sharing no code or kept data with the others. Sets a safe state, answers commands, sends reports, and receives new firmware.	REQ-004, REQ-009, REQ-010, REQ-125
Onboard computer software		
Command gate	Checks every command for origin, newness, expiry and arming, passes it on, and logs it.	REQ-064 to 067, REQ-087, REQ-100, REQ-112, REQ-129, REQ-137
Command and image checker	Decrypts every command and image and checks its signatures; also checks every image for damage, minimum version and target controller, for both the update and the restore; replaces the means of checking on command.	REQ-043 to 046, REQ-064, REQ-084 to 086, REQ-118, REQ-127, REQ-129
Scheduler	Holds scheduled commands and passes each on once, at its run time, across restarts.	REQ-068, REQ-069, REQ-136
Update manager	Checks new firmware, stores it, and delivers it over the data link, resuming after any interruption.	REQ-043 to 053, REQ-063, REQ-126

Component	Role	Requirements
Report store	Checks, numbers and time-tags every report, stores reports between contacts, and sends them at the next one.	REQ-070, REQ-071, REQ-074 to 079, REQ-135
Clock keeper	Compares the onboard clock with ground time and applies corrections.	REQ-072, REQ-073
Controller watch	Notices a silent controller, restarts it, and calls the restore when no firmware runs.	REQ-061, REQ-124
Supervisor	Restarts any program of the onboard computer software that crashes.	REQ-062
Data-link drivers	One driver for each data-link connection, sharing no code.	REQ-080 to 082, REQ-099, REQ-138
Reprogramming drivers	One driver for the controller's debug port and one for its factory loader, sharing no code.	REQ-054, REQ-058, REQ-059, REQ-083, REQ-120, REQ-122 to 124
Restore program	A separate program with its own firmware store. Has every image checked before writing it, restores the controller through the reprogramming drivers, loads firmware from the ground through them, and checks its store and both ways in between uses.	REQ-054 to 060, REQ-083, REQ-118, REQ-120, REQ-121, REQ-126
Ground software		
Operator console	Lets only the operator in, and shows reports, unanswered commands and the running firmware.	REQ-091, REQ-094, REQ-095
Command builder	Builds every command from the shared command list and checks it before it is sent.	REQ-089, REQ-100
Signing	Signs every command and firmware image twice: with key A from its own key store and with key B from a hardware security key the operator holds; keeps a recoverable copy of the means of proving origin.	REQ-088, REQ-096, REQ-128
Link encryptor	Encrypts everything sent to the spacecraft, at the point of transmission, with a key kept only there.	REQ-088, REQ-127
Release checker	Checks every firmware release before signing, and the signed image before it is sent, with the checks the onboard computer makes.	REQ-090, REQ-114
Report archive	Keeps every report received and checks it for damage.	REQ-092, REQ-093
Contact planner	Plans commands, uploads and report retrieval for coming contacts, and sends a planned command sequence, stopping at the first command refused or not answered.	REQ-097, REQ-115, REQ-116

Twelve requirements apply globally across all components [6, Sec. 7.0]:

Requirement	What it asks of every component
REQ-098	Its part in the fault tolerance rule: every catastrophic hazard still needs three failures together and every critical hazard two, so each component keeps the separations Section 5.0 decided.
REQ-101	No fault-injection function in the operating software; test functions exist only in builds used on the bench.
REQ-102	When any function finishes, it leaves the System in a known safe state.
REQ-103	No single event or action of the software can start a hazard by itself.
REQ-104	Each off-nominal condition is answered fast enough to prevent the hazard; the times are set in the requirements.
REQ-105	Every error the software detects is handled; none is ignored.
REQ-106	The software can always put the System into a safe state.
REQ-107	Every input and output on every link is checked for damage.
REQ-108	Tested to full modified condition/decision coverage: every condition in every decision is shown, in a test, to change the decision's outcome on its own.
REQ-109	Every function stays at a cyclomatic complexity of 15 or lower, meaning at most 15 independent paths through it.
REQ-110	Written to the project's coding standard, which is still to be chosen.
REQ-111	Checked with static analysis tools for defects, security weaknesses, coverage and complexity.

7.0 Interfaces

Each interface is specified byte by byte before any code is written. Interfaces between components of one software item are set in its detailed design.

Interface	Between	Carries
Operator interface	Operator and ground software	The operator's decisions; reports and the System's state
Radio link	Ground software and onboard computer software	Up: encrypted, signed commands and firmware, sent by the link encryptor. Down: answers and reports, received by the report archive
Data link A	Onboard computer and controller	Commands, answers, reports and firmware
Data link B	Onboard computer and controller	The same as data link A, over a different kind of connection
Reprogramming link A	Reprogramming drivers and controller	The controller's debug port: its restart, and memory writes with the processor stopped
Reprogramming link B	Reprogramming drivers and controller	The controller's factory loader: started by a boot pin, it accepts new firmware

8.0 Hardware Needs

The hardware must provide what the design decisions and the requirements rely on. Section 8.1 checks each need against the two boards.

Need	From
Debug port: the onboard computer can write the controller's memory and restart it, whatever the memory holds, even with no firmware running	Section 5.2
Factory loader: a loader in the controller's read-only memory, written at the factory, started by a boot pin instead of our bootloader, that accepts new firmware	Section 5.2
Control wires: wires from the onboard computer to the controller's reset and boot pins	Section 5.2
No firmware lock-out: controller firmware cannot disable the debug port or the factory loader	Section 5.2
Reprogramming protocols: the onboard computer can drive the debug port's protocol and the factory loader's protocol over its own pins	Section 5.2
Writable start position: the restore can write the last-resort firmware into the place the controller starts from	Section 5.1
Controller memory size: room for the bootloader, two main firmware copies, the last-resort firmware and the kept data; checked once the code sizes are known	Section 5.1
Writing while running: new firmware is written into one part of the controller's memory while its firmware keeps running from another	REQ-048
Kept data storage: memory in the controller that keeps the kept data through restarts and power loss	REQ-017
Independent watchdog: a watchdog with its own clock that restarts the controller when its firmware stops responding, and that firmware cannot switch off	REQ-022
Independent time source: a time source in the controller, separate from the onboard computer's	Section 5.5
Two kinds of data link, both ends: hardware for two different kinds of connection on both boards, for example a serial line and a CAN bus	Section 5.7
Signature checking speed: enough processing and working memory in the controller to check two signatures within the restart time	Section 5.4; REQ-023
Onboard computer storage: room for two separate firmware stores, one for the update manager and one for the restore program	Section 5.3

8.1 Board Check

Each need, checked against the controller board, NUCLEO-G431KB, and the onboard computer board, STM32MP257F-DK. Result: MET; PARTLY, met with the limit stated; NOT MET; TO MEASURE, settled only by a measurement on the bench.

Need	Result	Source	What it means
Debug port	PARTLY	[14, p. 2091]; [17, pp. 22–23]	The chip allows it, but the controller board brings the debug pins only to its own programmer; wires must be soldered on, or that programmer used.
Factory loader	MET	[14, p. 189]; [16, p. 274]	A serial port on two header pins, as long as the boot pin is honoured.
Control wires	NOT MET	[17, pp. 16, 22–23]	The boot pin is on no header and drives an LED; the reset pin is shared with the board's programmer.

Need	Result	Source	What it means
No firmware lock-out	NOT MET	[14, pp. 205, 207, 271]	Firmware can rewrite the chip's option settings with published keys: one setting, read-out protection level 2, ends both ways in for good; others switch off the boot pin or the reset pin.
Reprogramming protocols	PARTLY	[18, p. 35]	The onboard computer board offers a serial port and spare pins; the speed of a debug port driven from software must be measured.
Writable start position	MET	[14, p. 92]	The start position is ordinary flash, writable once its protections are cleared.
Controller memory size	TO MEASURE	[15, pp. 1, 18]	128 KB of flash and 32 KB of working memory; checked once the code sizes are known.
Writing while running	PARTLY	[14, pp. 188, 195]; [15, p. 107]	One flash bank: code running from flash stops for up to 24.47 ms during each page erase.
Kept data storage	MET	[15, p. 107]	Flash keeps it through power loss; on this package the backup registers do not.
Independent watchdog	PARTLY	[14, pp. 201, 1557]	Once running it cannot be stopped, but starting it at power-on is an option setting that firmware could rewrite.
Independent time source	PARTLY	[15, pp. 51, 105]; [17, p. 15]	No 32 kHz crystal on this package; the internal oscillator runs up to about 8 % off, unless the board's 24 MHz crystal is connected by two solder bridges.
Two kinds of data link, both ends	MET	[15, p. 14]; [18, p. 35]	A serial line and SPI exist on both boards; CAN would need an external transceiver on the controller board.
Signature checking speed	TO MEASURE	[15, pp. 1, 14]	A 170 MHz processor with no cryptographic hardware; the time for two signatures must be measured.
Onboard computer storage	MET	[18, pp. 2, 18]	8 GB of eMMC and a microSD slot: two separate stores fit.

Needs 3 and 4 are not met by the boards as delivered, and four more are met only in part; the response is open **[TBD-3]**.

A Open Items

The values below are not yet known.

TBD-1 Project name and document reference.

TBD-2 Largest allowed difference between the controller's clock and the time of a scheduled command.

TBD-3 The response to the board check (Section 8.1): board changes, other boards, or the risks accepted.

All statements in this document were stated or accepted by the author on 11 October 2026.