

<p><i>Convert 0xF0 to decimal.</i></p> <p>1</p>	<p><i>Convert 18 to binary using 2's complement.</i></p> <p>2</p>	<p><i>Where do the values that are fed into an operand come from when an instruction is executed using the three address style?</i></p> <p>3</p>
<p><i>Why are registers faster than memory?</i></p> <p>4</p>	<p><i>How many registers does an ARM 32-bit processor have?</i></p> <p>5</p>	<p><i>What is the one-address style of instruction?</i></p> <p>6</p>
<p><i>Describe the load-store style of instruction.</i></p> <p>7</p>	<p><i>How is code written in ARM Assembly run?</i></p> <p>8</p>	<p><i>What is the instruction to load a value at a memory address into a register?</i></p> <p>9</p>
<p><i>What is the instruction to store a value in a register to a memory address?</i></p> <p>10</p>	<p><i>What is the instruction to sum two numbers?</i></p> <p>11</p>	<p><i>Can the MUL command use literals? How else can you multiply literals?</i></p> <p>12</p>

Memory.

The resulting value is also copied to a destination address in memory.

010010

240

3

2

1

Where only one memory address may be used in any one instruction. The other operands must be registers.

16

- *Implemented using a flip flop or some other very fast volatile storage (rather than smaller, cheaper SRAM).*
- *Situated inside the processor, so there's less distance for the data to travel, which takes less time.*
- *Fewer of them so address decoding takes less time*
- *Data doesn't need to be transferred over a bus.*

6

5

4

`LDR <register>, <memory_address_alias>`

It is first assembled using an assembler into machine code. Then it is loaded into memory and executed sequentially.

The only operations on memory are load and store operations. This means each instruction is very fast and very simple, but there are many instructions.

9

8

7

No, it can't use literals, but you can load a literal into a register with MOV and then multiply the register!

`ADD <destination_reg>, <operand_1>,
 <operand_2>`

`STR <register>, <memory_address_alias>`

12

11

10

<p><i>What is the instruction to branch upon a condition?</i></p> <p>13</p>	<p><i>What does the program counter do? What register is it?</i></p> <p>14</p>	<p><i>When is the <code>DEFW</code> command executed. What does it do? What's its syntax?</i></p> <p>15</p>
<p><i>What does <code>DEFB</code> do?</i></p> <p>16</p>	<p><i>What's the syntax of <code>DEFS</code>?</i></p> <p>17</p>	<p><i>What does <code>STRB</code> do? What is its syntax?</i></p> <p>18</p>
<p><i>What does <code>LDRB</code> do? What is its syntax?</i></p> <p>19</p>	<p><i>When using Little Endian, the most significant bit is stored in the</i></p> <p>20</p>	<p><i>When using Big Endian, the most significant bit is stored in the</i></p> <p>21</p>
<p><i>How many bits are assigned to a literal in an ARM instruction</i></p> <p>22</p>	<p><i>What command should be used to load a literal into a register</i></p> <p>23</p>	<p><i>How do you load an address into a register so you can use it as a pointer?</i></p> <p>24</p>

<p><i>It is executed before the program runs.</i></p> <p><i>It stores a value at a memory address and assigns the address an alias.</i></p> <p><code><alias> DEFW <value_1>, ... <value_n></code></p>	<p><i>It is used to store the memory address of the next instruction to be executed.</i></p> <p><i>It's register 15.</i></p>	<p><code>B <condition>, <branch_name></code></p>
15	14	13
<p><i>Stores the lowest eight bits of a register into memory.</i></p> <p><code>STRB <register>, <memory_alias></code></p>	<p><code><alias> DEFS <number_of_bytes>, <value_of_bytes></code></p>	<p><code>DEFB</code> stores a single byte in memory. If you give it a string, the whole string will be stored (in multiple bytes).</p>
18	17	16
<p><i>When using Big Endian, the most significant bit is stored in the largest address</i></p>	<p><i>When using Little Endian, the most significant bit is stored in the smallest address</i></p>	<p><i>Loads the lowest eight bits of a specific memory address into a register. The other bits in the register are set to zero.</i></p> <p><code>LDRB <register>, <memory_alias></code></p>
21	20	19
<p><code>ADR <register>, <alias></code></p> <p><i>Now the <register> will hold the memory location (and is therefore a pointer to) the alias.</i></p>	<p><code>LDR <register>, =<literal></code></p> <p><i>Note, this is a pseudo instruction, that is converted to either <code>MOV <register> #<literal></code> or it will define a constant and load that in from memory.</i></p>	12
24	23	22

<p><i>What does DEFW <number> do?</i></p> <p>25</p>	<p><i>What does DEFB <value> do?</i></p> <p>26</p>	<p><i>What does DEFS <size>, <fill> do?</i></p> <p>27</p>														
<p><i>What does ALIGN do?</i></p> <p>28</p>	<p><i>What does ENTRY do?</i></p> <p>29</p>	<p><i>What does EQU do?</i></p> <p>30</p>														
<p><i>What are the four status flags provided by the ARM architecture?</i></p> <p>31</p>	<p><i>How can you combine a CMP instruction with another instruction?</i></p> <p>32</p>	<p><i>What does RSB do?</i></p> <p>33</p>														
<p><i>What does MLA do?</i></p> <p>34</p>	<table><tr><th><i>Condition code</i></th><th><i>Meaning (for cmp or subs)</i></th></tr><tr><td><i>eq</i></td><td></td></tr><tr><td><i>ne</i></td><td></td></tr><tr><td><i>ge</i></td><td></td></tr><tr><td><i>le</i></td><td></td></tr><tr><td><i>lt</i></td><td></td></tr><tr><td><i>gt</i></td><td></td></tr></table> <p>35</p>	<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>	<i>eq</i>		<i>ne</i>		<i>ge</i>		<i>le</i>		<i>lt</i>		<i>gt</i>		<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1]</p> <p>36</p>
<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>															
<i>eq</i>																
<i>ne</i>																
<i>ge</i>																
<i>le</i>																
<i>lt</i>																
<i>gt</i>																

<p><i>It reserves a block of memory <size> bytes long initialised to the value <fill>.</i></p>	<p><i>It reserves a byte(s) of memory with the value <value>. If a string is passed as the value, multiple bytes will be reserved, each with the value of a character.</i></p>	<p><i>It reserves a word of memory initialised to <number></i></p>														
27	26	25														
<p><i>EQU allows us to name a literal. You can then refer to the literal (still with a hash before it) by name in your code which is easy to read.</i></p> <p><code><alias> EQU #<value></code></p>	<p><i>Sets the PC at the start of the program (i.e. dictates where the program should) start from.</i></p>	<p><i>Leaves blank bytes in memory so that the next DEFINE command will start on a word boundary.</i></p>														
30	29	28														
<p><i>Reverse subtract. RSB R1, R0, #0:</i></p> <p><code>R1 = 0 - R0 = -R0</code></p>	<p><i>Append S to an instruction. E.g.:</i></p> <p><code>SUBS R0, R1, R2</code></p> <p><i>If the result in R0 was negative, then the negative flag would be set etc etc.</i></p>	<ul style="list-style-type: none">- <i>Negative</i>- <i>Zero</i>- <i>Carry</i>- <i>Overflow</i>														
33	32	31														
<p><i>This is called register-indirect addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1.</i></p> <p><i>R1 won't be altered at all.</i></p>	<table><tr><th><i>Condition code</i></th><th><i>Meaning (for cmp or subs)</i></th></tr><tr><td><i>eq</i></td><td><i>Equal</i></td></tr><tr><td><i>ne</i></td><td><i>Not equal</i></td></tr><tr><td><i>ge</i></td><td><i>Signed greater than or equal</i></td></tr><tr><td><i>le</i></td><td><i>Signed less than or equal</i></td></tr><tr><td><i>lt</i></td><td><i>Signed less than</i></td></tr><tr><td><i>gt</i></td><td><i>Signed greater than</i></td></tr></table>	<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>	<i>eq</i>	<i>Equal</i>	<i>ne</i>	<i>Not equal</i>	<i>ge</i>	<i>Signed greater than or equal</i>	<i>le</i>	<i>Signed less than or equal</i>	<i>lt</i>	<i>Signed less than</i>	<i>gt</i>	<i>Signed greater than</i>	<p><i>Multiply and add. MLA R0, R1, R2, R3:</i></p> <p><code>R0 = (R1 * R2) + R3</code></p>
<i>Condition code</i>	<i>Meaning (for cmp or subs)</i>															
<i>eq</i>	<i>Equal</i>															
<i>ne</i>	<i>Not equal</i>															
<i>ge</i>	<i>Signed greater than or equal</i>															
<i>le</i>	<i>Signed less than or equal</i>															
<i>lt</i>	<i>Signed less than</i>															
<i>gt</i>	<i>Signed greater than</i>															
36	35	34														

<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1, #4]</p> <p>37</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1, #4]!</p> <p>38</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1?</i></p> <p>LDR R0, [R1], #4</p> <p>39</p>
<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1 and R2?</i></p> <p>LDR R0, [R1, R2]</p> <p>40</p>	<p><i>In the following instruction, what method of addressing is used, what will R0 contain and what will happen to R1 and R2?</i></p> <p>LDR R0, [R1, R2, LSL, #2]</p> <p>41</p>	<p><i>How do you load a String into a register?</i></p> <p>42</p>
<p><i>What does the ADR command do?</i></p> <p>43</p>	<p><i>What does the ADRL instruction do?</i></p> <p>44</p>	<p><i>How do you find the length of a string defined by the alias message?</i></p> <p>45</p>
<p><i>What are the four ARM bit shifting/rotation instructions?</i></p> <p>46</p>	<p><i>What is the syntax of a shifting or rotation operation in ARM?</i></p> <p>47</p>	<p><i>How can LSL be used to load words from a table/array in memory?</i></p> <p>48</p>

<p><i>This is called post-indexed autoindexed addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.</i></p> <p><i>R1 will be incremented by 4 after the load operation.</i></p>	<p><i>This is called pre-indexed autoindexed addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.</i></p> <p><i>R1 will be incremented by 4 before the load operation.</i></p>	<p><i>This is called pre-indexed addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + 4.</i></p> <p><i>R1 won't be altered at all.</i></p>										
39	38	37										
<p><i>This is called scaled register-indexed addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + (R2 * 4).</i></p> <p><i>R1 and R2 will stay the same.</i></p>			<p><i>This is called register-indexed addressing.</i></p> <p><i>The value loaded into R0 will be the 32 bits stored at the memory address that is equal to the value in R1 + R2.</i></p> <p><i>R1 and R2 will stay the same.</i></p>									
42	41	40										
<pre>msg DEFB "Hello" ALIGN ADRL R0, msg SVC 3</pre>	<pre>ADRL R1, message MOV R2, #0 count LDRB R0, [R1, R2] CMP R0, #0 ADDNE R2, R2, #1 BNE count STR R2, length</pre>	<p><i>It is a psudo instruction that loads a program relative address into the register. It is compiled into two ADD instructions.</i></p> <p><i>A psudo instruction that loads a program relative address into a register. Unlike ADRL it only compiles to one instruction (so it's faster), but it has a smaller range of addressable addresses.</i></p>										
45	44	43										
<p>LDR R0, [R1, R2, LSL #2]</p>	<p>INSTRUCTION destination, operand, (#)shift</p>	<table><tr><th>Mnemonic</th><th>Meaning</th></tr><tr><td>LSL</td><td>Logical shift left</td></tr><tr><td>LSR</td><td>Logical shift right</td></tr><tr><td>ASR</td><td>Arithmetic shift right</td></tr><tr><td>ROR</td><td>Rotate Right</td></tr></table>	Mnemonic	Meaning	LSL	Logical shift left	LSR	Logical shift right	ASR	Arithmetic shift right	ROR	Rotate Right
Mnemonic	Meaning											
LSL	Logical shift left											
LSR	Logical shift right											
ASR	Arithmetic shift right											
ROR	Rotate Right											
48	47	46										

<p><i>What is the command to push something to the stack?</i></p> <p>49</p>	<p><i>What is the command to pop something off the stack?</i></p> <p>50</p>	<p><i>What is a different way of accessing the top value of the stack rather than using POP?</i></p> <p>51</p>
<p><i>What is a different way of adding a new element to the stack rather than using the PUSH command?</i></p> <p>52</p>	<p><i>How do you push or pop multiple elements from the stack without using the PUSH or POP commands?</i></p> <p>53</p>	<p><i>What does the BL command do?</i></p> <p>54</p>
<p><i>After a method called using the BL command has finished executing, what command does it use to tell the processor go back to what it was doing?</i></p> <p>55</p>	<p><i>If a method is using registers as temporary stores, what should it do before and after it executes? What instructions should it use to do this?</i></p> <p>56</p>	<p><i>How do you pass a parameter to a method?</i></p> <p>57</p>
<p><i>How should a method access stacked parameters?</i></p> <p>58</p>	<p><i>What is a stack frame?</i></p> <p>59</p>	<p><i>How do you convert a Java switch statement into ARM Assembly?</i></p> <p>60</p>

LDR R1, [SP], #4

POP <register/literal>

PUSH <register/literal>

51

50

49

- Moves the current value of the program counter (PC) into the link register (LR).
- Branch to the label defined in the instruction by moving the memory address of that instruction into the PC.

STMFD SP!, R0, R1
LDMFD SP!, R0, R1

STR R1, [SP, #-4]!

54

53

52

*It should PUSH the value of the registers to the stack
and then POP them again after:*

methodname
PUSH {registers_used}
; Do stuff
POP {registers_used}
MOV PC, LR

MOV PC, LR

*Either put it in a register (this is the stupid way), or
put it on the stack (this is a good way since you can
pass lots of parameters like this.)*

57

56

55

1. Create a table with the values triggered by the case statement as the index of the table.
2. Load the address of the table into a register (ADR R1, table)
3. Get the value of the case variable in a register (we'll use R0).
3. Use the LDR command to load the correct method to call (LDR PC, [R1, R0, LSL, #2])
4. Make sure you've got a default case
5. Make sure you branch to the end of the case statement after each method.

*A stack frame is a set of values on the stack that relate
to a single method. They may contain saved registers,
temporary values used by the method, a pointer to the
parent method etc.*

*Just read the stack using the LDR command and add an
offset depending on what parameter you want. E.g:*

LDR R0, [SP, #12]

60

59

58

<p><i>What are the ARM comparison operators for unsigned integers?</i></p> <p>61</p>	<p><i>How is a boolean represented in ARM assembly?</i></p> <p>62</p>	<p><i>How do you test if an ARM boolean is true or false?</i></p> <p>63</p>																				
<p><i>What are the logical operators that ARM has?</i></p> <p>64</p>	<p><i>What is the syntax of an ARM logical operation such as EOR?</i></p> <p>65</p>	<p><i>Fill in the truth table:</i></p> <table><tr><td>A</td><td>B</td><td>BIC</td><td>A, B</td></tr><tr><td>0</td><td>0</td><td></td><td></td></tr><tr><td>0</td><td>1</td><td></td><td></td></tr><tr><td>1</td><td>0</td><td></td><td></td></tr><tr><td>1</td><td>1</td><td></td><td></td></tr></table> <p>66</p>	A	B	BIC	A, B	0	0			0	1			1	0			1	1		
A	B	BIC	A, B																			
0	0																					
0	1																					
1	0																					
1	1																					
<p><i>What are the two methods of interfacing with peripherals?</i></p> <p>67</p>	<p><i>When the CPU is polling a peripheral, what does the poll actually do?</i></p> <p>68</p>	<p><i>Define 'memory mapped register'</i></p> <p>69</p>																				
<p><i>What does TST do?</i></p> <p>70</p>	<p><i>What is the syntax for the TST instruction?</i></p> <p>71</p>	<p><i>What happens when an interrupt occurs?</i></p> <p>72</p>																				

CMP R1, #0
If it's equal, then it's false.

As an 8-bit set of values that is either 00000000 or 00000001.

HI *Higher*
HS *Higher or same*
LO *Lower*
LS *Lower or same*

63

62

61

Fill in the truth table:

A	B	BIC A, B
0	0	0
0	1	0
1	0	1
1	1	0

EOR <reg_1>, <reg_2>
The result goes in <reg_1>.

Logical AND AND
Logical OR ORR
Logical XOR EOR
Bit clear BIC
Logical NOT MVN

66

65

64

A memory location that appears to be an actual memory location, but is actually situated inside a peripheral (so it is mapped to a different address).

- Read the status register
- Use the TST command to check the value of the status register against a bit pattern
- If the test passes, then run a method to handle what to do next.

- Polling
- Interrupts

69

68

67

1. Stop the program execution (like a BL)
2. Save important registers by stacking them (including the CSPR)
3. Run the interrupt handler
4. Restore the saved registers from the stack
5. Copy the LR into the PC (and add 4) so the next instruction is executed.

Remember you can use STMFD and LDMFD to efficiently manage the stack

TST <register>, <pattern>

It performs a bitwise AND on its operands and then compares it to zero, setting the comparison flags as it does so.

72

71

70

<p><i>Write some sample code for checking a status register against a pattern.</i></p> <p>73</p>	<p><i>What is an interrupt vector table?</i></p> <p>74</p>	<p><i>What does SVC stand for?</i></p> <p>75</p>
<p><i>What are the five SVC commands for? Where does it store or get its data from?</i></p> <p>76</p>	<p><i>How do we get the parameter from SVC X?</i></p> <p>77</p>	<p><i>What is direct memory access?</i></p> <p>78</p>
<p><i>List advantages and disadvantages of DMA.</i></p> <p>79</p>	<p><i>What does the kernel do?</i></p> <p>80</p>	<p><i>What is a kernel mode?</i></p> <p>81</p>
<p><i>What are the five steps of compilation?</i></p> <p>82</p>	<p><i>What are the pros and cons of an interpreted language?</i></p> <p>83</p>	<p><i>Why does Java use zero address and one address instructions?</i></p> <p>84</p>

SuperVisor Call.

A table of pointers to various methods for handling different peripherals. It's implemented in the same way as a case statement is.

```
ADR R1, status_reg
LDR R0, [R1]
TST R0, 0x40
BNE correct
B incorrect
```

75

74

73

A hardware chip on the motherboard that allows peripherals to write directly to memory rather than going through the CPU first.

```
- Load the SVC X instruction into a register with LDR
R0, [LR, #-4]
- Clear the top 8 bits (BIC R0, R0, 0xFF000000)
- Logic shift right by 8 places to get the parameter
(LSR R1, R0, #8).
```

- 0 Output a character
 - 1 Input a character
 - 2 Stop execution
 - 3 Output a string
 - 4 Output an integer
- R0

78

77

76

A kernel mode conveys privileges to a program. The default (user) mode only allows memory locations within the allocated space to be accessed. Other modes convey different privileges, e.g. the privileged mode which allows any address to be accessed.

It abstracts the implementation of the hardware from the running programs. It also protects programs from each other by letting them only access memory locations that have been assigned to them.

Advantages	Disadvantages
·The load on the CPU is lessened.	·The load on the memory and the peripheral is the same as before.
	·The motherboard will be more complicated with the extra hardware.

81

80

79

So that the bytecode is very small in size and can be quickly transferred over the Internet.

Advantages	Disadvantages
·Simple to implement	·Slow.
·Portable code	·Hard to simulate a real computer on them.
·Increased security (since applications can be sandboxed).	
·Ease of debugging since the state is within the interpreter	

- 1. Lexical analysis
- 2. Syntactic analysis
- 3. Semantic analysis
- 4. Code generation
- 5. Optimisation

84

83

82

<p><i>Code that is written using zero or one address instructions is called a [REDACTED].</i></p> <p>85</p>	<p><i>What would a zero address ADD instruction do?</i></p> <p>86</p>	<p><i>How would $x = (a + b) * c$ be represented in a stack machine?</i></p> <p>87</p>
<p><i>What does Dynamic Class Loading do?</i></p> <p>88</p>	<p><i>What does the JIT compiler do?</i></p> <p>89</p>	<p><i>What are the three areas of memory usage in Java programs?</i></p> <p>90</p>
<p><i>Where do Java objects reside in memory?</i></p> <p>91</p>	<p><i>Where does the heap pointer point to?</i></p> <p>92</p>	<p><i>What are the three parts that each item in the heap is composed of?</i></p> <p>93</p>
<p><i>What is a stale object?</i></p> <p>94</p>	<p><i>What are the stages of garbage collection?</i></p> <p>95</p>	<p><i>How do you do array access in ARM?</i></p> <p>96</p>

PUSH a
 PUSH b
 ADD
 PUSH c
 MUL
 POP x

- Pop the two top values off the stack.
- Add them together.
- Push the result onto the stack again.

Code that is written using zero or one address instructions is called a stack machine.

87

86

85

The class area (containing method code and class variables), stack area (containing the stack, which includes method parameters, local variables and return pointers) and heap area (containing the objects used by the program).

*It compiles classes into machine code in real time as they are loaded. It uses **dynamic compilation** to refine its compilation so that code that is run multiple times is optimised more than code that is run only once.*

Only loads java classes just before they are executed to minimise memory useage and improve loading times of programs.

90

89

88

A header (containing information about the object such as its size), storage for instance variables and a table of methods that the object contains.

The next free memory location in the heap.

The heap.

93

92

91

LDR R0, index
 LDR R1, basePointer
 LDR R2, [R1, R0, LSL #2]
 STR R2, element

- Stop the program execution
- Walk through the heap and mark objects as live or unreferenced.
- Delete unreferenced objects in the heap.
- Compact the heap by moving the live objects together (remembering to update the pointers to the moved objects).

An object in the heap that is no longer referenced by any pointer.

96

95

94