## FLASH MEMORY

**CMOS** 

# 2M (256K $\times$ 8) BIT

## MBM29F002TC-55/-70/-90/MBM29F002BC-55/-70/-90

#### **■ FEATURES**

• Single 5.0 V read, write, and erase

Minimizes system level power requirements

Compatible with JEDEC-standard commands

Pinout and software compatible with single-power supply Flash Superior inadvertent write protection

- 32-pin TSOP(I) (Package Suffix: PFTN-Normal Bend Type, PFTR-Reverse Bend Type)
  - 32-pin PLCC (Package Suffix: PD)
- Minimum 100,000 write/erase cycles
- High performance

55 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes Any combination of sectors can be erased. Also supports full chip erase

Boot Code Sector Architecture

T = Top sector

B = Bottom sector

Embedded Erase<sup>™</sup> Algorithms

Automatically pre-programs and erases the chip or any sector

Embedded Program<sup>™</sup> Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Low Vcc write inhibit ≤ 3.2 V
- Hardware RESET pin

Resets internal state machine to the read mode

Erase Suspend/Resume

Supports reading or programming data to a sector not being erased


Sector protection

Hardware method that disables any combination of sector from write or erase operation

Temporary sector unprotection

Temporary sector unprotection via the RESET pin

### **■ PACKAGE**



#### **■** GENERAL DESCRIPTION

The MBM29F002TC/BC is a 2 M-bit, 5.0 V-Only Flash memory organized as 256K bytes of 8 bits each. The MBM29F002TC/BC is offered in a 32-pin TSOP(I) and 32-pin PLCC packages. This device is designed to be programmed in-system with the standard system 5.0 V Vcc supply. A 12.0 V VPP is not required for program or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29F002TC/BC offers access times between 55 ns and 90 ns allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable  $(\overline{\text{CE}})$ , write enable  $(\overline{\text{WE}})$ , and output enable  $(\overline{\text{OE}})$  controls.

The MBM29F002TC/BC is command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0 V Flash or EPROM devices.

The MBM29F002TC/BC is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Each sector can be programmed and verified in less than 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin.

This device also features a sector erase architecture. The sector erase mode allows for sectors of memory to be erased and reprogrammed without affecting other sectors. A sector is typically erased and verified within 1 second (if already completely preprogrammed). The MBM29F002TC/BC is erased when shipped from the factory.

The MBM29F002TC/BC device also features hardware sector protection. This feature will disable both program and erase operations in any number of secotrs (0 through 6).

Fujitsu has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of time to read data from or program data to a non-busy sector. Thus, true background erase can be achieved.

The device features single  $5.0 \, \text{V}$  power supply operation for both read and program functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{\text{CC}}$  detector automatically inhibits write operations during power transitions. The end of program or erase is detected by  $\overline{\text{Data}}$  Polling of  $DQ_7$ , or by the Toggle Bit I feature on  $DQ_6$ . Once the end of a program or erase cycle has been completed, the device automatically resets to the read mode.

The MBM29F002TC/BC also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program or Embedded Erase operations will be terminated. The internal state machine will then be reset into the read mode. The RESET pin may be tied to the system reset circuity. Therefore, if a system reset occurs during the Embedded Program or Embedded Erase operation, the device will be automatically reset to a read mode. This will enable the system microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29F002TC/BC memory electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

### **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 16K byte, two 8K bytes, one 32K byte, and three 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable

	3FFFFH
16K byte	3BFFFH
8K byte	JDITTI
8K byte	39FFFH
or byte	37FFFH
32K byte	2FFFFH
64K byte	ZFFFF
64K byte	1FFFFH
O4IC Byte	0FFFFH
64K byte	
	1 00000H


	3FFFFH
64K byte	2FFFFH
64K byte	
64K byte	1FFFFH
o in tayto	OFFFFH
32K byte	•
8K byte	07FFFH
	05FFFH
8K byte	0055511
4 CIV by to	03FFFH
16K byte	00000H
	UUUUUU

MBM29F002BC Sector Architecture


### **■ PRODUCT LINE UP**

Par	t No.		MBM29F002TC/BC					
Ordering Port No	$Vcc = 5.0 V \pm 5\%$	-55	_	_				
Ordering Part No. $Vcc = 5.0 \text{ V} \pm 10\%$		_	-70	-90				
Max. Address Acces	ss Time (ns)	55	70	90				
Max. CE Access Tir	ne (ns)	55	70	90				
Max. OE Access Tir	me (ns)	30	30	35				

#### **■ BLOCK DIAGRAM**



### **■ CONNECTION DIAGRAMS**



### **■ LOGIC SYMBOL**




Table 1 MBM29F002TC/BC Pin Configuration

Pin	Function
A <sub>0</sub> to A <sub>17</sub>	Address Inputs
DQ <sub>0</sub> to DQ <sub>7</sub>	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RESET	Hardware Reset Pin/Sector Protection Unlock
N.C.	No Internal Connection
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29F002TC/BC User Bus Operations

Operation	CE	ŌĒ	WE	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacturer Code (1)	L	L	Н	L	L	L	VID	L	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	L	Code	Н
Read (3)	L	L	Н	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write (Program/Erase)	L	Н	L	Ao	<b>A</b> 1	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	Din	Н
Enable Sector Protection (2)	L	VID	丁	Х	Χ	Х	VID	Х	Х	Н
Verify Sector Protection (2)	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection	Х	Х	Х	Х	Х	Х	Х	Х	Х	VID
Reset (Hardware)	Х	Х	Х	Χ	Х	Х	Х	Х	HIGH-Z	L


**Legend:**  $L = V_{IL}$ ,  $H = V_{IH}$ ,  $X = V_{IL}$  or  $V_{IH}$ ,  $\neg \bot \Gamma = Pulse$  Input. See DC Characteristics for voltage levels.

- **Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. Refer to Table 6.
  - 2. Refer to the section on Sector Protection.
  - 3.  $\overline{WE}$  can be  $V_{IL}$  if  $\overline{OE}$  is  $V_{IL},$   $\overline{OE}$  at  $V_{IH}$  initiates the write operations.

#### **■ ORDERING INFORMATION**

#### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



#### **■ FUNCTIONAL DESCRIPTION**

#### **Read Mode**

The MBM29F002TC/BC has two control functions which must be satisfied in order to obtain data at the outputs.  $\overline{\text{CE}}$  is the power control and should be used for a device selection.  $\overline{\text{OE}}$  is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins (assuming the addresses have been stable for at least tacc-toe time).

### Standby Mode

There are two ways to implement the standby mode on the MBM29F002TC/BC devices, one using both the  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins; the other via the  $\overline{\text{RESET}}$  pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  inputs both held at  $V_{\text{CC}} \pm 0.3 \text{ V}$ . Under this condition the current consumed is less than 5  $\mu$ A. A TTL standby mode is achieved with  $\overline{\text{CE}}$  and  $\overline{\text{RESET}}$  pins held at  $V_{\text{IH}}$ . Under this condition the current is reduced to approximately 1 mA. During Embedded Algorithm operation,  $V_{\text{CC}}$  Active current ( $I_{\text{CC2}}$ ) is required even  $\overline{\text{CE}} = V_{\text{IH}}$ . The device can be read with standard access time ( $I_{\text{CE}}$ ) from either of these standby modes.

When using the  $\overline{RESET}$  pin only, a CMOS standby mode is achieved with  $\overline{RESET}$  input held at Vss ±0.3 V ( $\overline{CE}$  = "H" or "L"). Under this condition the current consumed is less than 5  $\mu$ A. A TTL standby mode is achieved with  $\overline{RESET}$  pin held at V $_{\text{LL}}$  ( $\overline{CE}$  = "H" or "L"). Under this condition the current required is reduced to approximately 1 mA. Once the  $\overline{RESET}$  pin is taken high, the device requires 500 ns of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the  $\overline{OE}$  input.

#### **Output Disable**

With the  $\overline{\text{OE}}$  input at a logic high level (V<sub>IH</sub>), output from the device is disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force  $V_{ID}$  (11.5 V to 12.5 V) on address pin  $A_9$ . Two identifier bytes may then be sequenced from the device outputs by toggling address  $A_0$  from  $V_{IL}$  to  $V_{IH}$ . All addresses are don't cares except  $A_0$ ,  $A_1$ ,  $A_6$  and  $A_{10}$ . (See Table 3.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29F002TC/BC is erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 6. (Refer to Autoselect Command section.)

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacturer's code (Fujitsu = 04H) and byte 1 ( $A_0 = V_{IH}$ ) represents the device identifier code for MBM29F002TC = B0H, MBM29F002BC = 34H. These two bytes are given in the table 3. All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the Autoselect, A<sub>1</sub> must be  $V_{IL}$ . (See Table 3.)

The Autoselect mode also facilitates the determination of sector protection in the system. By performing a read operation at the address location XX02H with the higher order address bits A<sub>13</sub>, A<sub>14</sub>, A<sub>15</sub>, A<sub>16</sub> and A<sub>17</sub> set to the desired sector address, the device will return 01H for a protected sector and 00H for a non-protected sector.

Table 3 .1 MBM29F002TC/BC Sector Protection Verify Autoselect Codes

7	Гуре	A <sub>13</sub> to A <sub>17</sub>	<b>A</b> 10	<b>A</b> 6	<b>A</b> 1	Ao	Code (HEX)
Manufacture's	Code	Х	Vıl	VıL	Vıl	Vıl	04H
Davisa Cada	MBM29F002TC	Х	VıL	VıL	VıL	VIH	вон
Device Code	MBM29F002BC	Х	VIL	VIL	VIL	ViH	34H
Sector Protec	tion	Sector Addresses	VIL	VIL	VIH	VıL	01H*

<sup>\*:</sup> Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Table 3.2 Expanded Autoselect Code Table

7	Гуре	Code	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ <sub>4</sub>	DQ <sub>3</sub>	DQ <sub>2</sub>	DQ₁	DQ₀
Manufacture's	Code	04H	0	0	0	0	0	1	0	0
Device Code	MBM29F002TC	ВОН	1	0	1	1	0	0	0	0
	MBM29F002BC	34H	0	0	1	1	0	1	0	0
Sector Protect	tion	01H	0	0	0	0	0	0	0	1

Table 4 Sector Address Tables (MBM29F002TC)

	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	Address Range
SA0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	1	1	0	Х	Х	30000H to 37FFFH
SA4	1	1	1	0	0	38000H to 39FFFH
SA5	1	1	1	0	1	3A000H to 3BFFFH
SA6	1	1	1	1	Х	3C000H to 3FFFFH

Table 5 Sector Address Tables (MBM29F002BC)

	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	Address Range
SA0	0	0	0	0	Х	00000H to 03FFFH
SA1	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	1	Х	Х	08000H to 0FFFFH
SA4	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	1	1	X	Х	Х	30000H to 3FFFFH

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing  $\overline{WE}$  to  $V_{IL}$ , while  $\overline{CE}$  is at  $V_{IL}$  and  $\overline{OE}$  is at  $V_{IH}$ . Addresses are latched on the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens later; while data is latched on the rising edge of  $\overline{WE}$  or  $\overline{CE}$ , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

#### **Sector Protection**

The MBM29F002TC/BC features hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 6). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{ID} = 11.5 \text{ V}$ ),  $\overline{CE} = V_{IL}$ . The sector addresses ( $A_{13}$ ,  $A_{14}$ ,  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$ ) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the seven (7) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{WE}$  pulse. See figures 14 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{ID}$  on address pin  $A_9$  with  $\overline{CE}$  and  $\overline{OE}$  at  $V_{IL}$  and  $\overline{WE}$  at  $V_{IH}$ . Scanning the sector addresses ( $A_{13}$ ,  $A_{14}$ ,  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$ ) while ( $A_{10}$ ,  $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ<sub>0</sub> for a protected sector. Otherwise the device will produce 00H for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ ,  $A_6$ , and  $A_{10}$  are DON'T CARES. Address locations with  $A_1 = V_{IL}$  are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses ( $A_{13}$ ,  $A_{14}$ ,  $A_{15}$ ,  $A_{16}$ , and  $A_{17}$ ) are the desired sector address will produce a logical "1" at DQ $_0$  for a protected sector. See Table 3 for Autoselect codes.

## **Temporary Sector Unprotection**

This feature allows temporary unprotection of previously protected sectors of the MBM29F002TC/BC device in order to change data. The Sector Unprotection mode is activated by setting the  $\overline{\text{RESET}}$  pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the  $\overline{\text{RESET}}$  pin, all the previously protected sectors will be protected again. Refer to Figures 14 and 21.

Table 6 MbM231 0021 0/BG Command Deminions													
Command Sequence	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
	Cycles Req'd	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset*	1	XXXH	F0H	_	_	_	_	_	_	_	_	_	_
Reset/Read*	3	555H	ААН	2AAH	55H	555H	F0H	RA	RD	_	_		_
Manufacture Code	3	555H	ААН	2AAH	55H	555H	90H	00H	04H	_	_	_	_
Device Code	3	555H	ААН	2AAH	55H	555H	90H	01H	ID	_	_	_	_
Byte Program	4	555H	ААН	2AAH	55H	555H	A0H	PA	PD	_	_	_	_
Chip Erase	6	555H	ААН	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector Erase	6	555H	ААН	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector Erase Suspe	end	Erase can be suspended during sector erase with Addr ("H" or "L"), Data (B0H)						)					
Sector Erase Resur	me	Erase	can be	resume	ed after	suspen	d with	Addr ("H	d" or "L	."), Data	(30H)	1	

Table 6 MBM29F002TC/BC Command Definitions

**Notes:** 1. Address bits A<sub>11</sub> to A<sub>17</sub> = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

- 2. Bus operations are defined in Table 2.
- 3. RA = Address of the memory location to be read.
  - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
  - SA = Address of the sector to be erased. The combination of A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub> will uniquely select any sector.
- 4. RD = Data read from location RA during read operation.
  - PD = Data to be programmed at location PA. Data is latched on the rising edge of  $\overline{WE}$ .
  - ID = Device Code (Refer to the section on Sector Protection Verify Autoselect Codes.)

#### **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the device to the read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the Sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

<sup>\*:</sup> Either of the two reset commands will reset the device.

#### **Read/Reset Command**

The read or reset operation is initiated by writing the read/reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The device will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desirable system design practice.

The device contains an autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address XX01H returns the device code D5H. (See Table 3).

All manufacturer and device codes will exhibit odd parity with the DQ7 defined as the parity bit.

Sector state (protection or unprotection) will be informed by address XX02H.

Scanning the sector addresses ( $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) while ( $A_{10}$ ,  $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector.

To terminate the operation, it is necessary to write the read/reset command sequence into the register and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

### Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is *not* required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

This automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See Table 7, Hardware Sequence Flags.) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If a hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device or result in an apparent success according to the data polling algorithm but a read from reset/read mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 16 illustrates the Embedded Programming™ Algorithm using typical command strings and bus operations.

### **Chip Erase**

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the chip erase command.

Chip erase does *not* require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{\text{WE}}$  pulse in the command sequence and terminates when the data on DQ<sub>7</sub> is "1" (see Write Operation Status section) at which time the device returns to read the mode.

Figure 17 illustrates the Embedded Erase<sup>™</sup> Algorithm using typical command strings and bus operations.

#### **Sector Erase**

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data = 30H) is latched on the rising edge of  $\overline{WE}$ . After time-out of 50  $\mu$ s from the rising edge of the last sector erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 6. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last  $\overline{WE}$  will initiate the execution of the Sector Erase command(s). If another falling edge of the  $\overline{WE}$  occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ3 to determine if the sector erase timer window is still open, see section DQ3, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the device to the read mode, ignoring the previous command string. Resetting the device once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for DQ3, Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 6).

Sector erase does *not* require the user to program the device prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is *not* required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the  $\overline{WE}$  pulse for the last sector erase command pulse and terminates when the data on DQ<sub>7</sub> is "1" (see Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased.

Figure 17 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

### **Erase Suspend**

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or programs to a sector not being erased. This command is applicable ONLY during a Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writing the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Any other command written during the Erase Suspend mode will be ignored except the Erase Resume command. Writing the Erase Resume command resumes the erase operation. The addresses are DON'T CARES when writing the Erase Suspend or Erase Resume command.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 15  $\mu$ s to suspend the erase operation. When the device has entered the erase-suspended mode, the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ<sub>2</sub> to toggle. (See the section on DQ<sub>2</sub>.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Byte Program. This program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Byte Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended program operation is detected by  $\overline{Data}$  polling of  $DQ_7$ , or by the Toggle Bit I ( $DQ_6$ ) which is the same as the regular Byte Program operation. Note that  $DQ_7$  must be read from the Byte Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

### **Write Operation Status**

Table 7 Hardware Sequence Flags

		Status	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ₅	DQ₃	DQ <sub>2</sub>
	Embedded Pr	ogram Algorithm	ŪQ <sub>7</sub>	Toggle	0	0	1
In Progress	Embedded Er	ase Algorithm	0	Toggle	0	1	Toggle
		Erase Suspend Read (Erase Suspended Sector)	1	1	0	0	Toggle (Note 1)
	Erase Suspended Mode	Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
		Erase Suspend Program (Non-Erase Suspended Sector)	ŪQ <sub>7</sub>	Toggle (Note 2)	0	0	1 (Note 3)
	Embedded Pr	ogram Algorithm	<del>DQ</del> 7	Toggle	1	0	1
Exceeded	Embedded Er	ase Algorithm	0	Toggle	1	1	N/A
Time Limits	Erase Suspended Mode	Erase Suspend Program (Non-Erase Suspended Sector)	<del>DQ</del> 7	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from the erase-suspended sector will cause DQ2 to toggle.

- 2. Performing successive read operations from any address will cause DQ6 to toggle.
- 3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ2 bit. However, successive reads from the erase-suspended sector will cause DQ2 to toggle.

#### DQ<sub>7</sub>

### **Data** Polling

The MBM29F002TC/BC device features Data Polling as a method to indicate to the host that the embedded algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to DQ<sub>7</sub>. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ<sub>7</sub>. During the Embedded Erase<sup>™</sup> Algorithm, an attempt to read the device will produce a "0" at the DQ<sub>7</sub> output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ<sub>7</sub> output. The flowchart for Data Polling (DQ<sub>7</sub>) is shown in Figure 18.

Data polling will also flag the entry into Erase Suspend.  $DQ_7$  will switch "0" to "1" at the start of the Erase Suspend mode. Please note that the address of an erasing sector must be applied in order to observe  $DQ_7$  in the Erase Suspend Mode.

During Program in Erase Suspend, Data polling will perform the same as in regular program execution outside of the suspend mode.

For chip erase, the  $\overline{\text{Data}}$  Polling is valid after the rising edge of the sixth  $\overline{\text{WE}}$  pulse in the six write pulse sequence. For sector erase, the  $\overline{\text{Data}}$  Polling is valid after the last rising edge of the sector erase  $\overline{\text{WE}}$  pulse.  $\overline{\text{Data}}$  Polling must be performed at sector address within any of the sectors being erased and not a sector that is within a protected sector. Otherwise, the status may not be valid.

Just prior to the completion of Embedded Algorithm operation  $DQ_7$  may change asynchronously while the output enable  $(\overline{OE})$  is asserted low. This means that the device is driving status information on  $DQ_7$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $DQ_7$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operations and  $DQ_7$  has a valid data, the data outputs on  $DQ_0$  to  $DQ_6$  may be still invalid. The valid data on  $DQ_0$  to  $DQ_7$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, Erase Suspend, erase-suspend-program mode, or sector erase time-out. (See Table 7.)

See Figure 9 for the Data Polling timing specifications and diagrams.

#### $DQ_6$

#### Toggle Bit I

The MBM29F002TC/BC also features the "Toggle Bit I" as a method to indicate to the host system that the embedded algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read ( $\overline{OE}$  toggling) data from the device *at any address* will result in DQ<sub>6</sub> toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ<sub>6</sub> will stop toggling and valid data will be read on *the next* successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth  $\overline{WE}$  pulse in the four write pulse sequence. For chip erase, and sector erase the Toggle Bit I is valid after the rising edge of the sixth  $\overline{WE}$  pulse in the six write pulse sequence. For Sector Erase, the Toggle Bit I is valid after the last rising edge of the sector erase  $\overline{WE}$  pulse. The Toggle Bit I is active during the sector erase time out.

In programming, if the sector being written to is protected, the Toggle Bit I will toggle for about 2  $\mu$ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the Toggle Bit I for about 100  $\mu$ s and then drop back into read mode, having changed none of the data.

Either  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  toggling will cause the DQ $_6$  to toggle. In addition, an Erase Suspend/Resume command will cause DQ $_6$  to toggle.

See Figure 10 for the Toggle Bit I timing specifications and diagrams.

#### $DQ_5$

#### **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling  $DQ_7$ ,  $DQ_6$  is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 2.

The  $DQ_5$  failure condition may also appear if a user tries to program a 1 to a location that is previously programmed to 0. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the device has exceeded timing limits, the  $DQ_5$  bit will indicate a "1." Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device.

#### DQ<sub>3</sub>

#### **Sector Erase Timer**

After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase command sequence.

If  $\overline{Data}$  Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands (other than Erase Suspend) to the device will be ignored until the erase operation is completed as indicated by  $\overline{Data}$  Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

Refer to Table 7: Hardware Sequence Flags.

### $DQ_2$

#### Toggle Bit II

This toggle bit II, along with DQ<sub>6</sub>, can be used to determine whether the device is in the Embedded Erase™ Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ<sub>2</sub> to toggle during the Embedded Erase<sup>TM</sup> Algorithm. If the device is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle. When the device is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ<sub>2</sub> bit.

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	<del>DQ</del> 7	toggles	1
Erase	0	toggles	toggles
Erase Suspend Read (1) (Erase-Suspended Sector)	1	1	toggles
Erase Suspend Program	DQ <sub>7</sub> (2)	toggles	1 (2)

Notes: 1. These status flags apply when outputs are read from a sector that has been erase-suspended.

2. These status flags apply when outputs are read from the byte address of the non-erase suspended sector.

 $DQ_6$  is different from  $DQ_2$  in that  $DQ_6$  toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress. The behavior of these two status bits, along with that of  $DQ_7$ , is summarized as follows:

For example,  $DQ_2$  and  $DQ_6$  can be used together to determine the erase-suspend-read mode ( $DQ_2$  toggles while  $DQ_6$  does not). See also Table 7 and Figure 15.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. When the device is in the erase mode, DQ<sub>2</sub> toggles if this bit is read from the erasing sector.

#### **RESET**

#### **Hardware Reset**

The MBM29F002TC/BC device may be reset by driving the  $\overline{RESET}$  pin to  $V_{IL}$ . The  $\overline{RESET}$  pin must be kept low  $(V_{IL})$  for at least 500 ns. Any operation in progress will be terminated and the internal state machine will be reset to the read mode 20  $\mu$ s after the  $\overline{RESET}$  pin is driven low. If a hardware reset occurs during a program operation, the data at that particular location will be indeterminate.

When the RESET pin is low and the internal reset is complete, the device goes to standby mode and cannot be accessed. Also, note that all the data output pins are tri-stated for the duration of the RESET pulse. Once the RESET pin is taken high, the device requires transfer of wake up time until outputs are valid for read access.

The RESET pin may be tied to the system reset input. Therefore, if a system reset occurs during the Embedded Program or Erase Algorithm, the device will be automatically reset to read mode and this will enable the system's microprocessor to read the boot-up firmware from the Flash memory.

#### **Data Protection**

The MBM29F002TC/BC is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completions of specific multi-bus cycle command sequences.

The device also incorporates several features to prevent inadvertent write cycles resulting from Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than 3.2 V (typically 3.7 V). If  $V_{\rm CC}$  <  $V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above 3.2 V.

### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on  $\overline{OE}$ ,  $\overline{CE}$ , or  $\overline{WE}$  will not initiate a write cycle.

### **Logical Inhibit**

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$  or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

## **Power-Up Write Inhibit**

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

#### ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with Respect to Ground All pins except A <sub>9</sub> , OE, and RESI	ET (Note 1)2.0 V to +7.0 V
Vcc (Note 1)	–2.0 V to +7.0 V
A <sub>9</sub> , $\overline{\text{OE}}$ , and $\overline{\text{RESET}}$ (Note 2)	2.0 V to +13.5 V

- **Notes:** 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods up to 20 ns.
  - 2. Minimum DC input voltage on A₃, OE, and RESET pins are −0.5 V. During voltage transitions, A₃, OE, and RESET pins may negative overshoot V₅s to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₃, OE, and RESET are +13.0 V which may overshoot to 14.0 V for periods up to 20 ns. Voltage difference between input voltage and power supply. (V<sub>IN</sub> − V<sub>CC</sub>) do not exceed 9 V.

**WARNING:** Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### **■ RECOMMENDED OPERATING RANGES**

Ambient Temperature (T <sub>A</sub> )	–40°C to +85°C
Vcc Supply Voltages	
MBM29F002TC/BC-55	+4.75 V to +5.25 V
MBM29F002TC/BC-70/-90	+4.50 V to +5.50 V


Operating ranges define those limits between which the functionality of the device is guaranteed.


**WARNING:** The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.


Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

### **■ MAXIMUM OVERSHOOT**







### **■ DC CHARACTERISTICS**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub> , V <sub>CC</sub> = V <sub>CC</sub> Max.	_	±1.0	μΑ
ILO	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	_	±1.0	μА
Ішт	A <sub>9</sub> , OE, RESET Inputs Leakage Current	Vcc = Vcc Max. A <sub>9</sub> , <del>OE</del> , <del>RESET</del> = 12.5 V	_	50	μА
Icc1	Vcc Active Current (Note 1)	CE = VIL, OE = VIH	_	35	mA
Icc2	Vcc Active Current (Note 2)	$\overline{\text{CE}} = \text{V}_{\text{IL}},  \overline{\text{OE}} = \text{V}_{\text{IH}}$	_	50	mA
lass	Ves Current (Standby)	Vcc = Vcc Max., $\overline{CE}$ = Vih RESET = Vih	_	1	mA
Іссз	Vcc Current (Standby)	$\frac{V_{CC} = V_{CC} \text{ Max., } \overline{CE} = V_{CC} \pm 0.3 \text{ V,}}{\overline{RESET}} = V_{CC} \pm 0.3 \text{ V}$	_	5	μА
Icc4	Vcc Current (Standby, Reset)	Vcc = Vcc Max. RESET = V <sub>I</sub> L	_	1	mA
ICC4	vec current (Standby, Reset)	Vcc = Vcc Max. RESET = Vss ±0.3 V	_	5	μА
VIL	Input Low Level	_	-0.5	0.8	V
ViH	Input High Level	_	2.0	Vcc+0.5	V
VID	Voltage for Autoselect and Sector Protection (A <sub>9</sub> , OE, RESET) (Note 3, 4)	_	11.5	12.5	V
Vol	Output Low Voltage Level	IoL = 12.0 mA, Vcc = Vcc Min.	_	0.45	V
Voн1	Output High Voltage Level	lон = −2.5 mA, Vcc = Vcc Min.	2.4	_	V
V <sub>OH2</sub>	Output High Voltage Level	Іон = -100 μΑ	Vcc-0.4	_	V
VLKO	Low Vcc Lock-Out Voltage	_	3.2	4.2	V

**Notes:** 1. The lcc current listed includes both the DC operating current and the frequency dependent component (at 6 MHz). The frequency component typically is 2 mA/MHz, with  $\overline{OE}$  at ViH.

<sup>2.</sup> Icc active while Embedded Algorithm (program or erase) is in progress.

<sup>3.</sup> Applicable to sector protection function.

<sup>4.</sup>  $(V_{ID} - V_{CC})$  do not exceed 9 V.

#### **■ AC CHARACTERISTICS**

#### Read Only Operations Characteristics

Parameter Symbols		Description	Test Setup		-55 (Note1)	-70 (Note2)	-90 (Note2)	Unit
JEDEC	Standard				(Note I)	(NOIEZ)	(NOIEZ)	
tavav	<b>t</b> RC	Read Cycle Time	_	Min.	55	70	90	ns
tavqv	tacc	Address to Output Delay	<u>CE</u> = V <sub>IL</sub> <u>OE</u> = V <sub>IL</sub>	Max.	55	70	90	ns
<b>t</b> ELQV	<b>t</b> ce	Chip Enable to Output Delay	OE = VIL	Max.	55	70	90	ns
<b>t</b> GLQV	toe	Output Enable to Output Delay	_	Max.	30	30	35	ns
<b>t</b> ehqz	<b>t</b> DF	Chip Enable to Output HIGH-Z	_	Max.	20	20	20	ns
<b>t</b> GHQZ	<b>t</b> DF	Output Enable to Output HIGH-Z	_	Max.	20	20	20	ns
taxqx	tон	Output Hold Time From Addresses, CE or OE, Whichever Occurs First	_	Min.	0	0	0	ns
_	tREADY	RESET Pin Low to Read Mode	_	Max.	20	20	20	μs


Note: 1.Test Conditions:

Output Load: 1 TTL gate and 30 pF Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V Note: 2. Test Conditions:

Output Load: 1 TTL gate and 100 pF Input rise and fall times: 5 ns Input pulse levels: 0.45 V to 2.4 V Timing measurement reference level

Input: 0.8 V and 2.0 V Output: 0.8 V and 2.0 V



## • Write/Erase/Program Operations

Parameter Symbols		December 1			MBM	11-24		
JEDEC	Standard		Description		-55	-70	-90	Unit
tavav	twc	Write Cycle Time	е	Min.	55	70	90	ns
tavwl	<b>t</b> as	Address Setup 7	Address Setup Time		0	0	0	ns
twLAX	<b>t</b> AH	Address Hold Ti	me	Min.	40	45	45	ns
<b>t</b> DVWH	<b>t</b> DS	Data Setup Time	9	Min.	25	30	45	ns
twndx	<b>t</b> DH	Data Hold Time		Min.	0	0	0	ns
_	toes	Output Enable S	etup Time	Min.	0	0	0	ns
	<b>t</b>	Output Enable	Read	Min.	0	0	0	ns
_	<b>t</b> oeh	Hold Time	Toggle Bit I and Data Polling	Min.	10	10	10	ns
<b>t</b> GHWL	<b>t</b> GHWL	Read Recover T	ime Before Write	Min.	0	0	0	ns
<b>t</b> GHEL	<b>t</b> GHEL	Read Recover T	Read Recover Time Before Write		0	0	0	ns
<b>t</b> ELWL	<b>t</b> cs	CE Setup Time		Min.	0	0	0	ns
twlel	tws	WE Setup Time		Min.	0	0	0	ns
twheh	<b>t</b> cH	CE Hold Time		Min.	0	0	0	ns
<b>t</b> EHWH	twн	WE Hold Time		Min.	0	0	0	ns
twlwh	twp	Write Pulse Width		Min.	30	35	45	ns
<b>t</b> ELEH	<b>t</b> CP	Write Pulse Width		Min.	30	35	45	ns
twhwL	<b>t</b> wph	Write Pulse Width High		Min.	20	20	20	ns
<b>t</b> ehel	<b>t</b> cpH	Write Pulse Wid	Write Pulse Width High		20	20	20	ns
<b>t</b> whwh1	<b>t</b> whwh1	Byte Programmi	ng Operation	Тур.	8	8	8	μs
<b>t</b> whwh2	<b>t</b> whwh2	Sector Frace Or	peration (Note 1)	Тур.	1	1	1	sec
(VVHVVH2	(VVHVVH2	Sector Erase Operation (Note 1)		Max.	8	8	8	sec
_	tvcs	Vcc Setup Time	Vcc Setup Time		50	50	50	μs
_	tvidr	Rise Time to V <sub>ID</sub>		Min.	500	500	500	ns
_	<b>t</b> vlht	Voltage Transition Time (Note 2)		Min.	4	4	4	μs
_	twpp	Write Pulse Width (Note 2)		Min.	100	100	100	μs
_	toesp	OE Setup Time	to WE Active (Note 2)	Min.	4	4	4	μs
_	<b>t</b> csp	CE Setup Time	to WE Active (Note 2)	Min.	4	4	4	μs

(Continued)

### (Continued)


Parameter Symbols					MBM29F002TC/BC			
JEDEC	Standard	Description -55 -70 -9				-90	Unit	
_	<b>t</b> RP	RESET Pulse Width Min.		500	500	500	ns	
_	<b>t</b> RH	ESET Hold Time Before Read Min.		50	50	50	ns	
_	<b>t</b> eoe	Delay Time from Embedded Output Enable	Max.	30	30	35	ns	


**Notes:** 1. This does not include the preprogramming time.


<sup>2.</sup> This timing is for Sector Protection operation.


#### **■ SWITCHING WAVEFORMS**

Key to Switching Waveforms










**Notes:** 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations





**Notes:** 1. PA is address of the memory location to be programmed.


- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles of four bus cycle sequence.


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations





























Figure 17 Data Polling Algorithm



**Note:** DQ<sub>6</sub> is rechecked even if DQ<sub>5</sub> = "1" because DQ<sub>6</sub> may stop toggling at the same time as DQ<sub>5</sub> changing to "1".

Figure 18 Toggle Bit I Algorithm





## **■ ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Limits			Unit	Comments	
Farameter	Min.	Тур.	Max.	Oill	Comments	
Sector Erase Time	_	1	8	sec	Excludes 00H programming prior to erasure	
Byte Programming Time	_	8	150	μs	Excludes system-level overhead	
Chip Programming Time	_	2.1	5	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles		

## ■ TSOP(I) PIN CAPACITANCE

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF

**Note:** Test conditions  $T_A = 25$ °C, f = 1.0 MHz


## ■ PLCC PIN CAPACITANCE


Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	V <sub>IN</sub> = 0	7	8	pF
Соит	Output Capacitance	Vоит = 0	8	10	pF
C <sub>IN2</sub>	Control Pin Capacitance	V <sub>IN</sub> = 0	8	10	pF


Notes: 1. Sampled, not 100% tested.

2. Test conditions  $T_A = 25$ °C, f = 1.0 MHz

### **■ PACKAGE DIMENSIONS**







## **FUJITSU LIMITED**

For further information please contact:

#### Japan

**FUJITSU LIMITED** 

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC.

Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### **Europe**

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park

Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9903

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.