

32K x 8 HIGH-SPEED CMOS STATIC RAM

AUGUST 2009

FEATURES

- High-speed access time: 10, 12, 15, 20 ns
- Low active power: 400 mW (typical)
- Low standby power
 - 250 μW (typical) CMOS standby
 - 55 mW (typical) TTL standby
- Fully static operation: no clock or refresh required
- · TTL compatible inputs and outputs
- Single 5V power supply
- Lead-free available

DESCRIPTION


The *ISSI* IS61C256AH is a very high-speed, low power, 32,768 word by 8-bit static RAMs. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 10 ns maximum.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down to 250 μ W (typical) with CMOS input levels.

Easy memory expansion is provided by using an active LOW Chip Enable (\overline{CE}) input and an active LOW Output Enable (\overline{OE}) input. The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory.

The IS61C256AH is pin compatible with other 32K \times 8 SRAMs and are available in 28-pin SOJ and TSOP (Type I) packages.


FUNCTIONAL BLOCK DIAGRAM




Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



PIN CONFIGURATION 28-Pin SOJ



PIN CONFIGURATION 28-Pin TSOP



PIN DESCRIPTIONS

A0-A14	Address Inputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
1/00-1/07	Bidirectional Ports
Vcc	Power
GND	Ground

TRUTH TABLE

Mode	WE	Œ	ŌĒ	I/O Operation	Vcc Current
Not Selected (Power-down)	X	Н	Х	High-Z	ISB1, ISB2
Output Disable	ed H	L	Н	High-Z	Icc
Read	Н	L	L	D оит	Icc
Write	L	L	Χ	DIN	Icc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V	
TBIAS	Temperature Under Bias	-55 to +125	°C	
Тѕтс	Storage Temperature	-65 to +150	°C	
PT	Power Dissipation	1.5	W	
Іоит	DC Output Current (LOW)	20	mA	

Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.



OPERATING RANGE

Range	Ambient Temperature	Speed	Vcc	
Commercial	0°C to +70°C	-10, -12	5V ± 5%	
		-15, -20	$5V \pm 10\%$	
Industrial	–40°C to +85°C	-12	5V ± 5%	
		-15, -20	5V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA		2.4	_	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		_	0.4	V
VIH	Input HIGH Voltage			2.2	Vcc + 0.5	V
VIL	Input LOW Voltage(1)			-0.5	0.8	V
lц	Input Leakage	GND - VIN - VCC	Com. Ind.	-5 -10	5 10	μΑ
ILO	Output Leakage	GND - Vout - Vcc, Outputs Disabled	Com. Ind.	-5 -10	5 10	μΑ

Note:

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	10	-1	2	-1	5	-2	20	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	$Vcc = Max., \overline{CE} = VIL$ $Iout = 0 \text{ mA}, f = fmax$	Com. Ind.	_	165 —	_	155 165	_	145 155	_	135 145	mA
ISB1	TTL Standby Current (TTL Inputs)	Vcc = Max., VIN = VIH or VIL CE • VIH, f = 0	Com. Ind.	_	25 —	_	25 30	_	25 30	_	25 30	mA
ISB2	CMOS Standby Current (CMOS Inputs)	Vcc = Max., CE • Vcc − 0.2V, V _{IN} • Vcc − 0.2V, or V _{IN} • 0.2V, f = 0	Com. Ind.	_	2	_	2 10	_	2 10	_	2 10	mA

Note:

1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{1.} $V_{IL} = -3.0V$ for pulse width less than 10 ns.



CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF	
Соит	Output Capacitance	Vout = 0V	10	pF	

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{CC} = 5.0V$.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-10	ns	-12	ns	-15	ins	-20 r	ıs	
Symbol	Parameter	Min.	Max	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tac	Read Cycle Time	10	_	12	_	15	_	20	_	ns
taa	Address Access Time	_	10	_	12	_	15	_	20	ns
tона	Output Hold Time	2	_	2	_	2	_	2	_	ns
tace	CE Access Time	_	10	_	12	_	15	_	20	ns
tdoe	OE Access Time	_	5	_	5	_	7	_	8	ns
tlzoe(2)	OE to Low-Z Output	0	_	0	_	0	_	0	_	ns
thzoe(2)	OE to High-Z Output	_	5	_	6	_	7	_	9	ns
tlzce(2)	CE to Low-Z Output	2	_	3	_	3	_	3	_	ns
thzce(2)	CE to High-Z Output	_	5	_	7	_	8	_	9	ns
t PU ⁽³⁾	CE to Power-Up	0	_	0	_	0	_	0	_	ns
t _{PD} (3)	CE to Power-Down	_	10	_	12	_	15	_	18	ns

Notes:

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing	1.5V
and Reference Levels	
Output Load	See Figures 1 and 2


^{1.} Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{2.} Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} Not 100% tested.



AC TEST LOADS








Figure 2

AC WAVEFORMS READ CYCLE NO. 1(1,2)



READ CYCLE NO. 2(1,3)



Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\textbf{CE}}$ LOW transitions.




WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

		-10	ns	-12 n	ıs	-15 n	s	-20 r	ns		
Symbol	Parameter	Min.	Max	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
twc	Write Cycle Time	10	_	12	_	15	_	20	_	ns	
tsce	CE to Write End	9	_	10	_	10	_	13	_	ns	
taw	Address Setup Time to Write End	9	_	10	_	12	_	15	_	ns	
tha	Address Hold from Write End	0	_	0	_	0	_	0	_	ns	
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns	
t _{PWE1}	WE Pulse Width (OE LOW)	8	_	8	_	10	_	13	_	ns	
tpwe2	WE Pulse Width (OE HIGH)	6.5	_	7	_	8	_	10	_	ns	
tsp	Data Setup to Write End	7	_	7	_	9	_	10	_	ns	
tho	Data Hold from Write End	0	_	0	_	0	_	0	_	ns	
thzwe ⁽²⁾	WE LOW to High-Z Output	_	6	_	6	_	7	_	8	ns	
tLZWE ⁽²⁾	WE HIGH to Low-Z Output	0	_	0	_	0	_	0	_	ns	

Notes:


- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

AC WAVEFORMS WRITE CYCLE NO. 1 (WE Controlled)(1,2)






WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)



Notes:

- 1. The internal write time is defined by the overlap of $\overline{\textbf{CE}}$ LOW and $\overline{\textbf{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{\text{OE}} \bullet \text{V}_{\text{IH}}$.



ORDERING INFORMATION: IS61C256AH

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part Number IS61C256AH-10J IS61C256AH-10T	Package 300-mil Plastic SOJ TSOP (Type 1)
12	IS61C256AH-12J IS61C256AH-12JL IS61C256AH-12T IS61C256AH-12TL	300-mil Plastic SOJ 300-mil Plastic SOJ, Lead-free TSOP (Type 1) TSOP (Type 1), Lead-free
15	IS61C256AH-15J IS61C256AH-15JL IS61C256AH-15T	300-mil Plastic SOJ 300-mil Plastic SOJ, Lead-free TSOP (Type 1)
20	IS61C256AH-20J IS61C256AH-20T	300-mil Plastic SOJ TSOP (Type 1)

ORDERING INFORMATION: IS61C256AH

Industrial Range: -40°C to +85°C

Speed (ns) 12	Order Part Number IS61C256AH-12JI IS61C256AH-12TI	Package 300-mil Plastic SOJ TSOP (Type 1)	
15	IS61C256AH-15JI IS61C256AH-15TI	300-mil Plastic SOJ TSOP (Type 1)	
20	IS61C256AH-20JI IS61C256AH-20TI	300-mil Plastic SOJ TSOP (Type 1)	



