# RISC-V Processor Design Part 1: The Datapath

# Outline:

- 1. Finish up CMOS circuits (nasty realities)
- 2. How to build a processor


#### Nasty Realities: Delays in CMOS circuits


Computer Science 61C Fall 2021 Wawrzynek and Weaver

Vin O

#### More physically realistic model:

- 1. Transistors are not perfect switches
  - A. They leak when off
  - B. They have finite resistance when
- 2. All circuit nodes have capacitance
  - To change their voltage level must displace charge









#### Transistors as water valves

Computer Science 61C Fall 2021
Wawrzynek and Weaver

If electrons are water molecules, transistor resistance like pipe diameters, and capacitors are buckets ...


A "on" p-FET fills up the capacitor with charge.






 $\tau \propto R \cdot C$ 


A "on" n-FET empties the bucket.





#### Consequences

- For every logic gate, delay from input change to output change
- The exact amount of the delay depends on:
  - type of gate, how many other gates it's output connects to, IC process details
- For cascaded gates, delay accumulates
- Remember, flip-flops also have details and timing constraints:  $\tau_{clk-to-q}$  and  $\tau_{setup}$






#### Therefore, in General ...

Computer Science 61C Fall 2021

Wawrzynek and Weaver



What can we do to reduce T (increase frequency)?



# More nasty realities: CMOS circuits use electrical energy (consume power)


Computer Science 61C Fall 20

Wawrzynek and Weaver

Energy is the ability to do work (joules).

<u>Power</u> is rate of expending energy (watts).

Energy Efficiency: energy per operation



- Handheld and portable (battery operated):
  - Energy Efficiency limits battery life
  - Power limited by heat



- Energy Efficiency dictates operation cost
- Power heat removal contributes to TCO









#### Switching Energy: Fundamental Physics

Computer Science 61C Fall 2021 Wawrzynek and Weaver

#### Every logic transition dissipates energy.




Models inputs to other gates & wire capacitance



#### Chip-Level "switching" Power

Computer Science 61C Fall 2021

Wawrzynek and Weaver





# Reducing power consumption or improving energy efficiency $P_{sw} = 1/2 \alpha C V_{dd}^2 F$

- Power proportional to F. Can <u>reduce power by reducing frequency</u>.
   But that doesn't improve energy efficiency (just spreads computation over longer time)
- Energy efficiency:
  - $E_{SW} \propto {V_{dd}}^2$  but  $\tau_{logic} \stackrel{\circ}{\propto} V_{dd}$
  - Therefore can improve energy efficiency by lowering supply voltage and making up for less performance by using parallelism
  - Main driver of the move towards multi-core processors (Ex: Apple M1 had 8 cores)



#### Great Idea #1: Abstraction (Levels of Representation/Interpretation)

Computer Science 61C Fall 2021 Wawrzynek and Weaver temp = v[k];t0, t2, 0 **High Level Language** v[k] = v[k+1];Program (e.g., C) t1, t2, 4 v[k+1] = temp;t1, t2, 0 Compiler Anything can be represented t0, t2, 4 **Assembly Language** as a number. Program (e.g., RISC-V) i.e., data or instructions Assembler 1111 0101 1000 0000 1001 1100 0110 Machine Language 0110 1010 1111 0101 1000 0000 1001 Program (RISC-V) 0101 1000 0000 1001 1100 0110 1010 1111 Machine Register File Interpretation We are here! **Hardware Architecture Description ALU** (e.g., block diagrams) **Architecture Implementation Logic Circuit Description** Berkeley EECS (Circuit Schematic Diagrams)

# Recap: Complete RV32I ISA

Computer Science 61C Fall 2021

Wawrzynek and Weaver

imm[31:12]				rd	0110111	LUI
	imm[31:12]					AUIPC
imr	rd	1101111	JAL			
imm[11:0	0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	$_{ m BEQ}$
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11:0	1	rs1	000	rd	0000011	LB
imm[11:0	0]	rs1	001	rd	0000011	LH
imm[11:0	0]	rs1	010	rd	0000011	LW
imm[11:0	0]	rs1	100	rd	0000011	LBU
imm[11:0	0]	rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	$^{\circ}$ SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11:0		rs1	000	rd	0010011	ADDI
imm[11:0		rs1	010	rd	0010011	SLTI
imm[11:0	0]	rs1	011	rd	0010011	SLTIU
imm[11:0	1	rs1	100	rd	0010011	XORI
imm[11:0	0]	rs1	110	rd	0010011	ORI
imm[11:0		rs1	111	rd	0010011	ANDI
000000	1	-	001	,	0010011	1 0111

	1			1
shamt	rs1	001	rd	0010011
shamt	rs1	101	rd	0010011
shamt	rs1	101	rd	0010011
rs2	rs1	000	rd	0110011
rs2	rs1	000	rd	0110011
rs2	rs1	001	rd	0110011
rs2	rs1	010	rd	0110011
rs2	rs1	011	rd	0110011
rs2	rs1	100	rd	0110011
rs2	rs1	101	rd	0110011
rs2	rs1	101	rd	0110011
rs2	rs1	110	rd	0110011
rs2	rs1	111	rd	0110011
red succ	00000	000	00000	0001111
0000	00000	001	00000	0001111
00000	00000	000	00000	1110011
00001	00000	000	00000	1110011
N I _ 1	rsl	001	ightharpoonsrd	1110011
TOVI	rs		rd	1110011
csr		011	rd	1110011
csr			rd	1110011
	zimm	110	rd	1110011
csr				1110011
	shamt   shamt   rs2   rs0   0000   00000   00000   00000   00000   000001   0000001   000001   000001   000001   000001   000001   000001   0000001   0000001   000001   000001   000001   000001   000001   000001   0000001   000001   000001   000001   000001   000001   000001   0000001   000001   000001   000001   000001   000001   000001   0000001   000001   000001   000001   000001   000001   000001   0000001   000001   000001   000001   000001   000001   0000001   0000001   0000001   0000001   0000001   0000001   0000001   0000000	shamt         rs1           shamt         rs1           rs2         rs1           red         succ         00000           0000         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00001         00000         00000           00000         00000         00000 <t< td=""><td>shamt         rs1         101           shamt         rs1         101           rs2         rs1         000           rs2         rs1         000           rs2         rs1         001           rs2         rs1         010           rs2         rs1         101           rs2         rs1         100           rs2         rs1         101           rs2         rs1         101           rs2         rs1         110           rs2         rs1         111           red         succ         00000         000           0000         0000         0000         000           0000         00000         0000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         0000         000         000           00001         00000         000         000</td><td>shamt         rs1         101         rd           shamt         rs1         101         rd           rs2         rs1         000         rd           rs2         rs1         000         rd           rs2         rs1         001         rd           rs2         rs1         010         rd           rs2         rs1         101         rd           rs2         rs1         100         rd           rs2         rs1         101         rd           rs2         rs1         101         rd           rs2         rs1         110         rd           rs2         rs1         111         rd           red         succ         00000         000         00000           0000         0000         0000         0000         00000           00001         00000         000         00000         00000           00001         00000         00000         00000         00000           00001         00000         00000         00000         00000           00001         00000         00000         00000         00000           00</td></t<>	shamt         rs1         101           shamt         rs1         101           rs2         rs1         000           rs2         rs1         000           rs2         rs1         001           rs2         rs1         010           rs2         rs1         101           rs2         rs1         100           rs2         rs1         101           rs2         rs1         101           rs2         rs1         110           rs2         rs1         111           red         succ         00000         000           0000         0000         0000         000           0000         00000         0000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         00000         000         000           00001         0000         000         000           00001         00000         000         000	shamt         rs1         101         rd           shamt         rs1         101         rd           rs2         rs1         000         rd           rs2         rs1         000         rd           rs2         rs1         001         rd           rs2         rs1         010         rd           rs2         rs1         101         rd           rs2         rs1         100         rd           rs2         rs1         101         rd           rs2         rs1         101         rd           rs2         rs1         110         rd           rs2         rs1         111         rd           red         succ         00000         000         00000           0000         0000         0000         0000         00000           00001         00000         000         00000         00000           00001         00000         00000         00000         00000           00001         00000         00000         00000         00000           00001         00000         00000         00000         00000           00



SLLI SRLI SRAI ADD SUBSLLSLTSLTU XOR SRLSRAORAND FENCE FENCE.I **ECALL EBREAK CSRRW** CSRRS **CSRRC CSRRWI CSRRSI CSRRCI** 

#### "State" Required by RV32I ISA

Computer Science 61C Fall 2021
Wawrzynek and Weaver

Each instruction reads and updates this state during execution:

- Registers (x0..x31)
  - Register file (or regfile) Reg holds 32 registers x 32 bits/register: Reg[0].. Reg[31]
  - First register read specified by rs1 field in instruction
  - Second register read specified by rs2 field in instruction
  - Write register (destination) specified by rd field in instruction
  - x0 is always 0 (writes to Reg[0] are ignored)
- Program Counter (PC)
  - Holds address of current instruction
- Memory (MEM)
  - Holds both instructions & data, in one 32-bit byte-addressed memory space
  - We'll use separate memories for instructions (IMEM) and data (DMEM)
    - Later we'll replace these with instruction and data caches
  - Instructions are read (fetched) from instruction memory (assume **IMEM** read-only)
  - Load/store instructions access data memory




# One-Instruction-Per-Cycle RISC-V Machine

Computer Science 61C Fall 2021
Wawrzynek and We

#### On every tick of the clock, the processor executes one instruction

- Current state outputs drive the inputs to the combinational logic, whose outputs settles at the values of the state before the next clock edge
- 2. At the rising clock edge, all the state elements are updated with the combinational logic outputs, and execution moves to the next clock cycle
- 3. Separate instruction/data memory: For simplification, memory is asynchronous read (not clocked), but synchronous write (is clocked)



#### Basic Phases of Instruction Execution

Computer Science 61C Fall 2021 Wawrzynek and Weaver rd Reg[] IMEM rs1 DMEM **ALU** rs2 imm mux 3. Execute 4. Memory 5. Register 2. Decode/ 1. Instruction Register Fetch Read Clock time



#### Implementing the add instruction

Computer Science 61C Fall 2021

Wawrzynek and Weaver

0000000	rs2	rs1	000	rd	0110011	ADD
- '						


Instruction makes two changes to machine's state:

Reg[rd] = Reg[rs1] + Reg[rs2]  

$$PC = PC + 4$$




#### Datapath for add





#### Timing Diagram for add




#### Implementing the sub instruction

Computer Science 61C Fall 2021					Waw	rzynek and Weaver
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB

- Almost the same as add, except now have to subtract operands instead of adding them
- inst[30] selects between add and subtract



#### Datapath for add/sub





# Implementing other R-Format instructions

Computer Science 61C Fall 2021					Waw	rzynek and Weaver
0000000	rs2	rs1	000	$\operatorname{rd}$	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	$\operatorname{rd}$	0110011	$\operatorname{SLL}$
0000000	rs2	rs1	010	$\operatorname{rd}$	0110011	SLT
0000000	rs2	rs1	011	$\operatorname{rd}$	0110011	SLTU
0000000	rs2	rs1	100	$\operatorname{rd}$	0110011	XOR
0000000	rs2	rs1	101	$\operatorname{rd}$	0110011	$\operatorname{SRL}$
0100000	rs2	rs1	101	$\operatorname{rd}$	0110011	SRA
0000000	rs2	rs1	110	$\operatorname{rd}$	0110011	OR
0000000	rs2	rs1	111	$\operatorname{rd}$	0110011	AND



#### Implementing the addi instruction

Computer Science 61C Fall 2021


Wawrzynek and Weaver

RISC-V Assembly Instruction:
 addi x15,x1,-50

31	20 19	15 14	12 11	7 6 0
imm[11:0]	rs1	funct3	rd	opcode
12	5	3	5	7
	_			
111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADD	rd=15	OP-Imm




#### Datapath for add/sub






#### Adding addi to datapath





#### I-Format immediates




- inst[31:20] Imm. Gen ImmSel=I
- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])



imm[31:0]

#### Adding addi to datapath





#### Implementing Load Word instruction

Computer Science 61C Fall 2021

Wawrzynek and Weaver

RISC-V Assembly Instruction:


 $1w \times 14, 8(x2)$ 

31	20 19	15 14	4 12		7 6	0
imm[11:0]	r	s1	${ m funct3}$	rd	opcode	
12		5	3	5	7	

00000001000	00010	010	01110	0000011
imm=+8	rs1=2	LW	rd=14	LOAD




#### Adding addi to datapath






# Adding lw to datapath





#### Adding lw to datapath





#### All RV32 Load Instructions

Com	puter Science 61C Fall 2021				W	awrzynek and Weaver
						_
	[11:0]	rs1	000	rd	0000011	LB
	imm[11:0]	rs1	001	rd	0000011	LH
	imm[11:0]	rs1	010	rd	0000011	LW
	imm[11:0]	rs1	100	rd	0000011	LBU
	imm[11:0]	rs1	101	rd	0000011	LHU

funct3 field encodes size and signedness of load data

 Supporting the narrower loads requires additional circuits to extract the correct byte/halfword from the value loaded from memory, and sign- or zero-extend the result to 32 bits before writing back to register file.




#### Implementing Store Word instruction

Computer Science 61C Fall 2021

Wawrzynek and Weaver


RISC-V Assembly Instruction:

sw x14, 8(x2)






# Adding lw to datapath






# Adding sw to datapath







## Adding sw to datapath





#### I-Format immediates






imm[31:0]

- High 12 bits of instruction (inst[31:20]) copied to low 12 bits of immediate (imm[11:0])
- Immediate is sign-extended by copying value of inst[31] to fill the upper 20 bits of the immediate value (imm[31:12])



#### I & S Immediate Generator



Other bits in immediate are wired to fixed positions in instruction

37


#### Implementing Branches

Computer Science 61C Fall 2021 Wawrzynek and Weaver											
	31	30 2	25 24 20	19 15	14	12 11	8 7	6	0		
	imm[12]	imm[10:5]	rs2	rs1	funct3	imm[4:1]	imm[11]	opcode			
	1	6	5	5	3	4	1	7			

- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents values -4096 to +4094 in 2byte increments
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)




# Adding sw to datapath






#### Adding branches to datapath





#### Adding branches to datapath






#### **Branch Comparator**

Computer Science 61C Fall 2021

Wawrzynek and Weaver

- BrEq = 1, if A=B
- BrLT = 1, if A < B</li>
- BrUn =1 selects unsigned comparison for BrLT, 0=signed

BGE branch: A >= B, if !(A<B)</li>






# Implementing JALR Instruction (I-Format)

Computer Science 61C Fall 2021 Wawrzynek and Weaver 31 12 11 20 19 15 14 7 6 imm[11:0]opcode funct3 rdrsl 5 12 offset[11:0] JALR dest base

- Sets PC = Reg[rs1] + immediate
- Uses same immediates as arithmetic and loads
  - no multiplication by 2 bytes




#### Adding branches to datapath






#### Adding jalr to datapath





#### Adding jalr to datapath






#### Implementing jal Instruction

outer Science 61C Fall 2021 Wawrzynel										Wawrzynek and W
	01	00		01	20	10	10 11	-		0
	31	30		21	20	19	12 11	7	6	Ü
	imm[20]		imm[10:1]		imm[11]	imm[19:12	]	$\operatorname{rd}$	opcode	
	1		10		1	8		5	7	
$\mathrm{offset}[20:1]$							d	$\operatorname{lest}$	$\operatorname{JAL}$	

- JAL saves PC+4 in Reg[rd] (the return address)
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2<sup>19</sup> locations, 2 bytes apart
  - ±2<sup>18</sup> 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost




### Adding jal to datapath






# Adding jal to datapath





#### Single-Cycle RISC-V RV32I Datapath





#### And in Conclusion, ...

- Universal datapath
  - Capable of executing all RISC-V instructions in one cycle each
  - datapath is the "union" of all the units used by all the instructions. Muxes provide the options.
  - Not all units (hardware) used by all instructions
- 5 Phases of execution
  - IF, ID, EX, MEM, WB
  - Not all instructions are active in all phases
- Controller specifies how to execute instructions

