

ACS Theory Assignment 1

This assignment is due via Absalon on December 9, 23:59. While individual hand-ins will be accepted, we strongly recommend that this assignment be solved in groups of maximum two students. A well-formed solution to this assignment should include a PDF file with answers to all exercises.

All homework assignments have to be submitted via Absalon in electronic format. It is your responsibility to make sure in time that the upload of your files succeeds. While it is allowed to submit scanned PDF files of your homework assignments, we strongly suggest composing the assignment using a text editor or LaTeX and creating a PDF file for submission. Email or paper submissions will not be accepted.

Learning Goals

This assignment targets the following learning goals:

- Identify and explain techniques for improving performance in computer systems.
- Discuss the design of a top-level abstraction in terms of lower level abstractions and naming. Explain strategies employed for correctness, performance, and fault tolerance.
- Analyze the serializability of transaction schedules, explaining why certain schedules are serializable and some are not.
- Predict decisions that would be made by different concurrency control protocols, e.g., variants of two-phase locking (2PL) or optimistic concurrency control.

Question 1: Techniques for Performance

Regarding techniques to improve performance of a computer system, answer the following questions:

1. Explain the difference between dallying and batching. Provide one specific example of each. (3 sentences)
2. How does concurrency influence latency (e.g., waiting times for I/O calls or processing time for requests) in a computer system? Is its influence always positive, always negative, or is there a trade-off? Explain. (2-3 sentences)
3. Give a specific example of a fast path optimization and explain why it is one. Are there any trade-offs in using such optimizations? (3 sentences)

Question 2: Fundamental Abstractions

In this exercise, you will design a memory abstraction that exposes the whole aggregated memory of a cluster of K machines each with a storage system as a single address space with N entries $[0..N-1]$. We assume that the K machines are fixed and do not change throughout the execution and N is significantly larger than K . You do not need to consider redundancy to mask failures. However, you need to consider that individual machines can fail and have your abstraction handle this in a clean way (i.e., no segmentation fault of the whole system when a machine is down).

The memory abstraction you should design is schematically shown in Figure 1.




Figure 1: A top-level memory abstraction consolidating the lower-level memories of multiple machines in a cluster.

NOTE: Being a design exercise, there is no single correct answer to the proposed design of your abstraction. For example, there are many possible naming approaches to map the single address space exposed by the abstraction to the address spaces of the many underlying machines in the implementation. However, different methods might vary in their advantages and disadvantages. In the questions below, we will consider the quality of your arguments and the care with which you identify the multiple fundamental abstractions employed in your design proposal.

To phrase your solution, address the following:

1. Explain at a high level what technique you would use to map addresses at the single address space to addresses in each individual machine. The name mapping scheme selected should, if possible under stated conditions, have an expected constant running time. Discuss in your answer: Why is your name mapping efficient? Are there any centralized components in your design? What kinds of faults can the design tolerate? (2 paragraphs)

Question 4: Optimistic Concurrency Control

Consider the following scenarios, which illustrate the execution of three transactions under the Kung-Robinson optimistic concurrency control model. In each scenario, transactions T1 and T2 have successfully committed, and the concurrency control mechanism needs to determine a decision for transaction T3. The read and write sets (RS and WS, respectively) for each transaction list the identifiers of the objects accessed by the transaction.

Scenario 1

T1: RS(T1) = {1, 2, 3}, WS(T1) = {3},
T1 completes before T3 starts.
T2: RS(T2) = {2, 3, 4}, WS(T2) = {4, 5},
T2 completes before T3 begins with its write phase.
T3: RS(T3) = {3, 4, 6}, WS(T3) = {3},
allow commit or roll back?

Scenario 2

T1: RS(T1) = {1, 2, 3}, WS(T1) = {3},
T1 completes before T3 begins with its write phase.
T2: RS(T2) = {5, 6, 7}, WS(T2) = {3, 8},
T2 completes read phase before T3 does.
T3: RS(T3) = {4, 5, 6, 7}, WS(T3) = {3},
allow commit or roll back?

Scenario 3

T1: RS(T1) = {2, 3, 4, 5}, WS(T1) = {4},
T1 completes before T3 begins with its write phase.
T2: RS(T2) = {6, 7, 8}, WS(T2) = {6},
T2 completes read phase before T3 does.
T3: RS(T3) = {2, 3, 5, 7, 8}, WS(T3) = {7, 8},
allow commit or roll back?

For each scenario, predict whether T3 is allowed to commit. If T3 is allowed to commit, state which validation tests were necessary to reach that conclusion. If T3 must be rolled back, state all tests which T3 fails, along with the offending objects from the read and write sets of T1 and T2.