16.6 A Nonvolatile Al-Edge Processor with 4MB SLC-MLC Hybrid-Mode ReRAM Compute-in-Memory Macro and 51.4-251TOPS/W

Wei-Hsing Huang*¹, Tai-Hao Wen*^{1,2}, Je-Min Hung*¹, Win-San Khwa*², Yun-Chen Lo¹, Chuan-Jia Jhang^{1,2}, Hung-Hsi Hsu¹, Yu-Hsiang Chin¹, Yu-Chiao Chen¹, Chung-Chuan Lo¹, Ren-Shuo Liu¹, Kea-Tiong Tang¹, Chih-Cheng Hsieh¹, Yu-Der Chih³, Tsung-Yung Chang³, Meng-Fan Chang^{1,2}

¹National Tsing Hua University, Hsinchu, Taiwan ²TSMC Corporate Research, Hsinchu, Taiwan, ³TSMC, Hsinchu, Taiwan *Equally Credited Authors (ECAs)

Low-power AI edge devices should provide short-latency (T_{WK-RP}) and low-energy (E_{WK-RP}) wakeup responses from power-off mode to handle event-triggered computing tasks with high inference accuracy (IA), which requires high-capacity nonvolatile memory (NVM) to store high-precision weight data in power-off and high bit-precision multiply-and-accumulate (MAC) operations with high energy efficiency. SRAM computing-in-memory (CIM) and digital processors suffer large E_{WK-RP} and long T_{WK-RP} due to the movement of weight data from off-chip NVM to the on-chip buffer and processing unit after wakeup. Thus, on-chip nonvolatile CIM (nvCIM) is preferred for AI-edge processors by combining NVM storage and computing tasks on the same macro. Among nvCIM structures, in-memory compute (IMC) [1] provides short computing latency and high energy efficiency, but suffers from low computing yield. Near-memory compute (NMC) [2-4] provides high computing yield, but suffers long computing latency and low energy efficiency.

Figure 16.6.1 shows the challenges hindering existing Al-edge processors, including (1) lack of a nvCIM-friendly computing flow and chip architectures for sufficient inference accuracy and energy efficiency, (2) a tradeoff between single/multi-level-cell (SLC/MLC) NVM devices vs. process variations, computing yield and area overhead, (3) long computing latency and low energy efficiency imposed by wordwise-input-sparsity schemes and a uniform number of accumulations (N_{ACCU}) per cycle, and (4) small signal margin (SM) between neighboring MAC values (MACV) and large bitline current (I_{BL})

This work edders are in the statement of the statement

This work addresses these challenges by developing a hybrid-mode ReRAM nvCIM macro (hmRe-nvCIM), a nvCIM-friendly chip structure and corresponding data flow. This hmRe-nvCIM macro includes (a) configurable circuits supporting both NMC and IMC modes within a macro, (b) storage modes configurable for SLC, SLC-MLC-hybrid and MLC modes to manage storage density vs. computing yield, (c) a dynamic-accumulation-aware current quantization (DACQ) to suppress I_{BL} fluctuations and energy consumption in the ReRAM cell-array, and (d) a current-voltage-hybrid analog-to-digital converter (CVH-ADC) to enlarge SM and computing yield in IMC modes. The proposed processor includes (a) an nvCIM-friendly dataflow and architecture for the efficient utilization of hmRe-nvCIM across NMC-IMC/SLC-MLC modes to balance NVM capacity, energy efficiency and compute accuracy across multiple NN-layers, and (b) a bitwise input-sparsity and place-value aware dynamic accumulation (BIS-PVA-DA) scheme to shorten computing latency, increase energy efficiency and computing yield. Among reported nonvolatile Al-edge processors, the proposed 22nm Al-edge processor with 4MB MLC ReRAM-nvCIM achieved the highest energy efficiency (51.4-251TOPS/W) across datasets/NN-models/precisions with the shortest T_{WK-RP} (472.7µs for one-shot CIFAR-100 inference).

integrates 4MB on-chip hmRe-nvCIM macros with DACQ, CVH-ADC and 4 configurable adders (CA), a multimode nvCIM engine controller (mmCIM-EC), 4 BIS-PVA-DA units, a 512KB activation SRAM buffer and other neural network functions (e.g., a global output integrator, ReLU, pooling, etc.). The use of nvCIM eliminates the need for a weight SRAM buffer. The 4 hmRe-nvCIM macros comprise 32 sub-banks with 1024 8b-MAC readout channels (up to 24b output precision / channel), each of which can be activated separately according to the workload of the NN-layers. The mmCIM-EC and hmRe-nvCIM employ 6 modes: (1) NMC using 8 SLC (NMC-SLC); (2) NMC using 4 MLC (NMC-MLC); (3) IMC g using 8 SLC (IMC-SLC); (4) IMC using 4 SLC and 2 MLC (IMC-Hybrid-I); (5) IMC using 2 SLC and 3 MLC (IMC-Hybrid-II); and (6) IMC using 4 MLC (IMC-MLC). Users can select among the six modes to implement different layers in the NN model to balance storage density, computing yield and energy efficiency. IMC modes are used for NNlayers that are less sensitive to computing yield, but require massive numbers of MAC Te operat layers layers. operations with higher energy efficiency and throughput. NMC modes are used for NNlayers that require ultra-high computing yield, such as the first few and fully-connected

Figure 16.6.3 presents the weight mapping strategy (DNNs or workloads) for a multiarray chip and the proposed BIS-PVA-DA, which is meant to shorten computing latency and improve energy efficiency for hmRe-nvCIM without compromising inference accuracy. The BIS-PVA-DA slices incoming 8b wordwise inputs into 8 bitwise inputgroups based on their place values (BW-IN[7], ..., and BW-IN[0]). For each group, BIS-PVA-DA rearranges the bitstream sequence by grouping the "bit-1" into multiple bit-

1 sub-groups (INSG1) and a "bit-1-0" hybrid group (INSG10), and grouping all "bit-0" into a bit-0 group (INSG0). Each INSG1 varies in the number of N_{ACCII} (16, 32, 64, or 128), and INSG1 in a higher place (significance) value group (e.g., BW-IN[7]) has fewer N_{ACCU} to maintain high-accuracy MAC operations, while INSG1 in a lower place value group (e.g., BW-IN[0]) has more N_{ACCU} for high-throughput MAC operations with minimal impact on inference accuracy. The INSGO groups will not be input to the hmRe-nvCIM to shorten computing latency and improve energy efficiency. For instance, an NN-layer with 512 accumulations using N_{ACCU}=16 for BW-IN[7] with 140 "1s", the INSG group has 8×INSG1, 1×INSG10, and 1×INSG0. Each INSG1 of BW-IN[7] has 16 bit-1, the INSG10 has 12 bit-1 and 4 bit-0, and the INSGO has 368 bit-0. The BIS-PVA-DA can also improve computing yield by suppressing pattern (input x weight)-dependent variations. For example, a conventional nvCIM performs a MAC value (MACV) =3 operation with 16 unknown bitwise inputs, the BL current (I_{BI}) ranges from 3×I_{LBS}+0×I_{HBS} (3WLs on) to 3×I_{LRS}+13×I_{HRS} (16WLs on), resulting in a small SM with neighboring MACVs (4 and 2) due to non-negligible I_{HRS} . In BIS-PVA-DA, the I_{BL} for MACV=3 of INSG1s is fixed at $3 \times I_{LRS} + 13 \times I_{HRS}$.

Figure 16.6.4 presents a sub-bank (512 rows × 1024 columns) in hmRe-nvCIM, including DACQ (for pre-quantizing I_{BL} and suppressing I_{BL} fluctuations and energy consumption) and CVH-ADC (for enhancing SM and computing yield). In MAC operations, the wide range of N_{ACCU} results in large fluctuations in I_{BL} . DACQ stabilizes the maximum I_{BL} $(I_{BL\text{-MAX}})$ by regulating the BL voltage (V_{BL}) according to N_{ACCU} . For example, when N_{ACCU} =16, each BL is biased at V_{BL-16} leading to I_{BL-MAX} = 16× I_{LRS} . When N_{ACCU} =32, $V_{BI} = 0.5 \times V_{BI-16}$ and I_{BI-MAX} is also at $16 \times I_{IBS}$ (=32×0.5× I_{IBS}). Using a 5b CVH-ADC to convert I_{BL} to a digital partial MAC value (pMAC) can lead to various quantization cases. Cases where N_{ACCU} =16 and N_{ACCU} =32 both have full-precision readout, while the SM in N_{ACCU} =16 mode is double that of the N_{ACCU} =32 mode to increase computing yield. In cases where N_{ACCU}=64 and N_{ACCU}=128, pMAC is quantized linearly to 5b output. The CVH-ADC comprises a hybrid-mode SA (HMSA), a current mirror, an MSB-aware I-to-V converter and an I_{MSB} generator. The 5b readout operation of the CVH-ADC has three phases (P1-P3). In P1, SW3-4 are on to switch the HMSA into current mode for higher accuracy readout. The SAEN toggles twice and HMSA converts I_{BL} into 2b digital pMACVs [4:3] (MSBs). In P2, the MSB-aware I-to-V converter generates LSB current (I_{LSB}) as I_{BL}-I_{MSB} $(I_{MSR} = current amplitude of pMACV [4:3])$ and then converts I_{LSR} into V_{LSR} by charging C_{LSR} . The maximum I_{LSR} is $1/4 \times$ of the I_{RI-MAX} ; therefore, the voltage difference of 8 pMACV [2:0] states generated by I_{LSB} charging C_{LSB} is $4\times$ larger than it would be if using I_{BL} directly to charge C_{LSB} , which results in a $4\times$ SM enhancement of V_{LSB} for given V_{DD} headroom. In P3, SW1-2 are on to switch the HMSA into voltage mode to improve the speed, the SAEN toggles three times, and HMSA converts V_{LSB} into 3b digital pMACV[2:0]

Figure 16.6.5 presents the measurement results of nonvolatile Al-edge processor and hmRe-nvCIM macro. Using the MobileNet-v2 model with 8b precision, the nonvolatile Al-edge processor achieved 25.1-51.4T0PS/W across various datasets (ImageNet, CIFAR-100, CIFAR-10). The BIS-PVA-DA reduced operation cycle counts during inference by 2.26-19.6× and 1.79-8.56× compared to conventional no-zero-skipping and wordwise-skipping schemes, respectively. When using different N_{ACCU}, DACQ reduced the energy consumption of the hmRe-nvCIM macro by 1.67-5.67× across different modes. In IMC-SLC and IMC-MLC modes with N_{ACCU}=32, the usage of CVH-ADC and BIS-PVA-DA reduced computing yield degradation by 6.33× and 6.47×, respectively, compared to that of using a conventional 5b flash ADC.

Figure 16.6.6 presents the measurement results of the Al-edge processor and comparison table. The wakeup-to-response latency was $472.71\mu s$ when applying ResNet-20 to the CIFAR-100 dataset for one-shot inference. Using ResNet-20 and MobileNet-v2 models with 8b precision, the degradation in top-1 inference accuracy was <0.67% from CIFAR-10 to ImageNet. The area overhead of reconfigurability (6 modes) is $1.43 \times compare$ to an hmRe-nvCIM macro which supports only IMC-SLC mode. Fig. 16.6.7 presents a die photo, chip summary and ReRAM device summary table.

Acknowledgement:

The authors would like to thank MOST-Taiwan, TSRI, NTHU-TSMC JDP for financial and manufacturing support.

References:

[1] M. Chang et al., "A 40nm 60.64TOPS/W ECC-Capable Compute-in-Memory/Digital 2.25MB/768KB RRAM/SRAM System with Embedded Cortex M3 Microprocessor for Edge Recommendation Systems," *ISSCC*, pp. 270-271, 2022.

[2] M. Giordano et al., "CHIMERA: A 0.92 TOPS, 2.2 TOPS/W Edge Al Accelerator with 2 MByte On-Chip Foundry Resistive RAM for Efficient Training and Inference," *IEEE Symp. VLSI Circuits*, 2021

[3] D. Rossi et al., "A 1.3TOPS/W @ 32GOPS Fully Integrated 10-Core SoC for IoT End-Nodes with 1.7μ W Cognitive Wake-Up From MRAM-Based State-Retentive Sleep Mode," *ISSCC*, pp. 60-61, 2021.

[4] V. Jain et al., "TinyVers: A 0.8-17 TOPS/W, 1.7 μ W-20 mW, Tiny Versatile System-on-chip with State-Retentive eMRAM for Machine Learning Inference at the Extreme Edge," *IEEE Symp. VLSI Circuits*, pp. 20-21, 2022.

Authorized licensed use limited to: KU Leuven Libraries. Downloaded on April 17,2025 at 13:49:57 UTC from IEEE Xplore. Restrictions apply.




Figure 16.6.1: Challenges hindering low-power nonvolatile Al-edge processors




Figure 16.6.3: Flow chart and illustrations of proposed BIS-PVA-DA.




Figure 16.6.5: Measurement results of proposed nonvolatile Al-edge processor and Figure 16.6.6: Measured wakeup-to-response latency, inference accuracy and hmRe-nvCIM macro.




Figure 16.6.2: Proposed architecture of ReRAM-based nonvolatile Al-edge processor and SLC-MLC hybrid with multimode.






Figure 16.6.4: Illustration of dynamic-accumulation-aware current quantization (DACQ) and current-voltage-hybrid analog-to-digital converter (CVH-ADC).



comparison table.

ISSCC 2023 PAPER CONTINUATIONS



- ¹ Peak throughput measured under 0.8V, 200 MHz.

 ² Measured under 0.8V, 200 MHz using MobileNet-V2 trained for CIFAR-10.

 ³ Measured under 0.8V, 200 MHz using MobileNet-V2 trained for CIFAR-10.

 ⁴ Che operation (OP) represents one multiplication or one addition.

 ⁵ Include overhead of mcIM-friendly dataflow.

 ⁵ Active area = Test chip area Other works.

| ReRAM device characteris | stics |
|---|------------------|
| Operation – SET/RESET (including MLC states and forming) | 1.2V - 3.6V |
| Operation - read voltage | < 0.3V |
| Cell size | 53F ² |

| | Chip summ | ary | | | | |
|--|--|---------------------|--|--|--|--|
| Technology | 22nm CMOS logic process (Ultra low leakage | | | | | |
| ReRAM | Foundry provided 1T1R ReRAM | | | | | |
| Test chip area | 30.6mm ² (Including IO pads, testmodes, and works for other projects) | | | | | |
| Application | CNN/FC | | | | | |
| Computing approach | SLC-IMC, MLC-IMC, SLC-NMC, MLC-N | | | | | |
| Active area | 24.48 mm² (Including IO pads) ¹⁶ | | | | | |
| Frequency | 50 - 200MHz | | | | | |
| ReRAM memory | 4M Byte | | | | | |
| SRAM buffer | 512K Byte | | | | | |
| Supply voltage | 0.7 - 0.8V | | | | | |
| Input / Weight precision | 1b to 8b (INT) | | | | | |
| Chip-level Performance | | | | | | |
| 7 | INT 4 | 24.88 *1 | | | | |
| Throughput (TOPS) | INT 8 | 6.97 *1 | | | | |
| Energy efficiency (TOPS/W) | INT 4 | 197 *2 - 251 *3 | | | | |
| Energy eniciency (TOPS/W) | INT 8 | 51.4 "2 - 68.9 "3 | | | | |
| Compute density | INT 4 | 1.101 " | | | | |
| (TOPS/mm²) | INT 8 | 0.284 *1 | | | | |
| Macro-level Performance (4 macros; 32 sub-banks) | | | | | | |
| | INT 4 | 26.97 *1 | | | | |
| Throughput*5 (TOPS) | INT 8 | 8.21 *1 | | | | |
| Energy efficiency ¹⁵ | INT 4 | 241.8 *2 - 287.6 *3 | | | | |
| (TOPS/W) | INT 8 | 67.2 "2 - 76.5 "3 | | | | |
| Compute density'5 | INT 4 | 2.66 '1 | | | | |
| (TOPS/mm ²) | INT 8 | 0.81 *1 | | | | |

| И | Figure | 16.6.7 | : Die | photo, | chip | summary | and | ReRAM | device | summary | |
|---|--------|--------|-------|--------|------|---------|-----|-------|--------|---------|--|
|---|--------|--------|-------|--------|------|---------|-----|-------|--------|---------|--|