

Xujiang Xiang

xxiangaf@connect.ust.hk



OBJECTIVE

I am exclusively interested in industry positions, particularly top talent programs.

EDUCATION

- **The Hong Kong University of Science and Technology** *Phd* Aug. 2025 - Present
Hong Kong, China
- **Tsinghua University** *Master* Sep. 2022 - June 2025
Beijing, China
- **Zhejiang University** *Bachelor* Sep. 2018 - July 2022
Hangzhou, China

RESEARCH

- **Research A:** Hardware Acceleration for Visual Generative Intelligence
- **Research B:** GPGPU Architecture
- **Research C:** SRAM-CIM Design

SELECTED PUBLICATIONS

C=CONFERENCE, J=JOURNAL, *=CO-FIRST AUTHOR

- [C.1] Xujiang Xiang, et al. (2024). **Dyn-Bitpool: A Two-sided Sparse CIM Accelerator Featuring a Balanced Workload Scheme and High CIM Macro Utilization**. In *DAC*
- [C.2] Zhiheng Yue*, Xujiang Xiang*, et al. (2025). **14.4 A 51.6TFLOPs/W Full-Datapath CIM Macro Approaching Sparsity Bound and $<2^{-30}$ Loss for Compound AI**. In *ISSCC*
- [C.3] Zhiheng Yue*, Xujiang Xiang*, et al. (2026). **A 28nm 47.3TFLOPs/W 894mJ/Inference Visual Autoregressive Accelerator with Differential-Amplifier Speculation and Chain-Reaction-Like Parallel Generation**. In *ISSCC*
- [C.4] Xujiang Xiang, et al. (2026). **VAR-Turbo: Unlocking the Potential of Visual Autoregressive Models Through Dual Redundancy**. In *HPCA*
- [C.5] Xujiang Xiang, et al. (2026). **PECO: Prediction-Execution Co-optimized Constant-Memory Sparse Attention Accelerator for Foundational Diffusion Model**. In *MICRO*

SKILLS

- **Programming Languages:** Python, Cuda/C++, Triton, Verilog/SystemVerilog, Chisel
- **Framework:** Pytorch, Diffusers, Vortex, GPGPU-SIM, Ramulator

SERVICES

- **Artifact Evaluation:** MICRO-2026

HONORS AND AWARDS

- **Outstanding Graduate of Tsinghua University** *Tsinghua University* 2025
 - Chinese Translation: 清华大学优秀毕业生