

#### MC 613

IC/Unicamp 2018s1 Prof Guido Araújo Prof Sandro Rigo

# Circuitos Combinacionais Típicos


# IC-UNICAMP


# **Tópicos**

- Multiplexadores
- Decodificadores
- Decodificadores de prioridade
- Conversores de código
- Conversão bin-> 7 segmentos




### Mux 2:1





(a) Graphical symbol

(b) Truth table



(c) Sum-of-products circuit



# MUX 2:1 com atribuição selecionada de sinal— VHDL

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux2to1 IS
   PORT ( w0, w1, s: IN STD LOGIC ;
         f : OUT STD LOGIC ) ;
END mux2to1 :
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   WITH s SELECT
      f <= w0 WHEN '0',
            w1 WHEN OTHERS ;
END Behavior ;
```



# MUX 2:1 com atribuição condicional – VHDL

```
LIBRARY ieee :
USE ieee.std logic 1164.all ;
ENTITY mux2tol IS
   PORT ( w0, w1, s : IN STD LOGIC ;
         f : OUT STD LOGIC ) ;
END mux2to1 :
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   f \le w0 WHEN s = '0' ELSE w1;
END Behavior :
```



# VHDL: Selected Signal Assignment (Atribuição selecionada de sinal)

- A atribuição a um sinal pode ter vários valores em função de um sinal de "seleção"
  - IMPORTANTE: todas as combinações<sup>(\*)</sup> de valores do sinal de seleção têm que ser explicitamente listadas (como um MUX)
  - Variante: uso do OTHERS
  - Exemplo: sinal de seleção = ctl de 2 bits

```
WITH ctl SELECT

f <= w0 WHEN "00",
    w1 WHEN "01",
    w1 WHEN "10",
    w1 WHEN "11";

WITH ctl SELECT

f <=w0 WHEN "00",
    w1 WHEN "00",
    w1 WHEN OTHERS

;
```

(\*) Atenção com o tipo do sinal



# VHDL: Atribuição condicional

- Ao contrário do que parece, não é equivalente a "Selected Signal Assignment"
  - As condições listadas após o WHEN não precisam ser mutuamente exclusivas (elas têm prioridade da esquerda para a direita)
- Exemplo com uma condição
   f <= w0 WHEN ctl = "00" ELSE w1;</li>

• Exemplo com 3 condições


f <= w0 WHEN ctl = "00" ELSE

w1 WHEN ctl = "01" ELSE

w3;




# Mux 4:1



<i>s</i> <sub>1</sub>	$s_0$	f
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$


(a) Graphic symbol

(b) Truth table





### Mux 4:1 construído com Mux 2:1






#### MUX 4:1 - VHDL

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux4tol IS
   PORT (w0, w1, w2, w3: IN STD LOGIC;
         s: IN STD LOGIC VECTOR(1 DOWNTO 0) ;
         f: OUT STD LOGIC ) ;
END mux4to1 :
ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
   WITH s SELECT
      f \ll w0 WHEN "00",
         w1 WHEN "01",
         w2 WHEN "10",
         w3 WHEN OTHERS ;
END Behavior ;
```



# Mux 16:1



# MUX 4:1 – Declaração de Component

#### Neste exemplo:

IC-UNICAMP

- Declaração de um componente
- Dentro de um "package"
- A ser referenciado posteriormente



# MUX 16:1 hierárquico – VHDL (1)

Usa o pacote definido



# MUX 16:1 hierárquico – VHDL (2)

```
ARCHITECTURE Structure OF mux16to1 IS
   SIGNAL m : STD LOGIC VECTOR (0 TO 3) ;
BEGIN
  Mux1: mux4to1 PORT MAP
         (w(0), w(1), w(2), w(3), s(1 DOWNTO 0), m(0));
  Mux2: mux4to1 PORT MAP
         (w(4), w(5), w(6), w(7), s(1 DOWNTO 0), m(1));
  Mux3: mux4to1 PORT MAP
         (w(8), w(9), w(10), w(11), s(1 DOWNTO 0), m(2))
  Mux4: mux4to1 PORT MAP
         (w(12), w(13), w(14), w(15), s(1 DOWNTO 0), m(3)
  Mux5: mux4to1 PORT MAP
         (m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f);
END Structure ;
```



# MUX 16:1 com GENERATE (1)


MC613 – 2013




# MUX 16:1 com GENERATE (2)

```
ARCHITECTURE Structure OF mux16to1 IS
   SIGNAL m : STD LOGIC VECTOR (0 TO 3) ;
BEGIN
   G1: FOR i IN 0 TO 3 GENERATE
      Muxes: mux4to1 PORT MAP (
        w(4*i), w(4*i+1), w(4*i+2),
        w(4*i+3), s(1 DOWNTO 0), m(i));
   END GENERATE
   Mux5: mux4to1 PORT MAP
         (m(0), m(1), m(2), m(3), s(3 DOWNTO 2), f);
END Structure :
```

# Chave crossbar implementada c/ Mux




(a) A 2x2 crossbar switch



(b) Implementation using multiplexers



### Decodificadores




Decodificador *n*-to-2<sup>*n*</sup>




### Decod. 2:4

En	$w_1$	$w_0$	$y_0$	$y_1$	$y_2$	$y_3$
1	0	0	1	0	0	0
1	0	1	0			0
1	1	0	0	0	1	0
1	1	1	0	0	0	
0	X	X	0	0	0	0

(a) Truth table



(b) Graphic symbol






#### Decoder 2:4 – VHDL

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY dec2to4 IS
    PORT (w : IN STD LOGIC VECTOR (1 DOWNTO 0) ;
          En : IN STD LOGIC ;
          y : OUT STD LOGIC VECTOR (0 TO 3) ) ;
END dec2to4 :
ARCHITECTURE Behavior OF dec2to4 IS
    SIGNAL Enw: STD LOGIC VECTOR (2 DOWNTO 0);
BEGIN
   Enw <= En & w ;
   WITH Enw SELECT
          y \le "1000" WHEN "100",
             "0100" WHEN "101",
             "0010" WHEN "110",
             "0001" WHEN "111",
             "0000" WHEN OTHERS;
END Behavior :
```




# Um Decod. 3:8 usando decod. 2:4





# Decod. 4:16 usando árvore de decod.



# Decodificador 4:16 – projeto hierárquico (1)

**IC-UNICAMP** 


```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY dec4to16 IS
  PORT ( w : IN STD LOGIC VECTOR (3 DOWNTO 0) ;
        En : IN STD LOGIC ;
        y : OUT STD LOGIC VECTOR (0 TO 15) ) ;
END dec4to16 :
ARCHITECTURE Structure OF dec4to16 IS
   COMPONENT dec2to4
     PORT ( w : IN STD_LOGIC_VECTOR(1 DOWNTO 0)
           En : IN STD LOGIC ;
           y : OUT STD LOGIC VECTOR(0 TO 3) ) ;
  END COMPONENT :
```

# Decodificador 4:16 – projeto hierárquico (2)

**IC-UNICAMP** 



### Codificadores




Codificador 2<sup>n</sup>-to-n



### Codificador 4:2

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1


(a) Truth table






### Outro codificador 4:2

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1






MC613 – 2013



# Conversor Bin →BCD (7 segmentos)



(b) 7-segment display

	a — b — c — d — e — f — g
--	---------------------------

(a) Code converter

$w_3$	$w_2$	$w_1$	$w_0$	а	b	С	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1
0	1 0	1	1 0	1 1	1	1 1	0	0 1	0	0

(c) Truth table

# Implementação convencional Segment a

	00	01	11	10
00	0	1	0	0
01	1	0	1	0
11	0	0	0	1
10	0	0	0	0

#### Segment f

Segment e

00

0

00 01 11

10

01

10 0

0

0

**IC-UNICAMP** 

	00	01	11	10
00	0	0	0	0
01	1	0	1	0
11	1	1	0	0
10	1	0	0	0

#### Segment g

	00	01	11	10
00	1	0	1	0
01	1	0	0	0
11	0	1	0	0
10	0	0	0	0

	00	01	11	10
00	1	0	1	0
01	1	0	0	0
11	0	1	0	0
10	0	0	0	0

#### Segment d


	00	01	11	10
00	0	1	0	0
01	1	0	0	0
11	0	1	1	0
10	0	0	0	1

#### Segment b

	00	01	11	10
00	0	0	1	0
01	0	1	0	0
11	0	0	1	1
10	0	1	1	0

#### Segment c

	00	01	11	10
00	0	0	1	0
01	0	0	0	0
11	0	0	1	0
10	1	0	1	0





# Implementação VHDL


- Implementar de forma mais elegante
- Usando a construção do tipo

```
WITH num SELECT

leds <=
    "1111110" WHEN "0000",
    "0110000" WHEN "0001",
.....
```



# Comparador de 4 bits





# Comparador de 4 bits – VHDL

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY compare IS
   PORT (A, B: IN STD LOGIC VECTOR (3 DOWNTO 0);
         AeqB, AgtB, AltB : OUT STD LOGIC ) ;
END compare ;
ARCHITECTURE Behavior OF compare IS
BEGIN
   AeqB \leftarrow '1' WHEN A = B ELSE '0' ;
   AqtB \leftarrow '1' WHEN A > B ELSE '0';
   AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior :
```

# Comparador de 4 bits (signed) – VHDL

**IC-UNICAMP** 

```
LIBRARY ieee :
USE ieee.std logic 1164.all ;
USE ieee.std logic arith.all ;
ENTITY compare IS
   PORT (A, B: IN SIGNED (3 DOWNTO 0);
         AeqB, AgtB, AltB : OUT STD LOGIC ) ;
END compare ;
ARCHITECTURE Behavior OF compare IS
BEGIN
   AeqB \leftarrow '1' WHEN A = B ELSE '0';
   AgtB \leftarrow '1' WHEN A > B ELSE '0';
   AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior ;
```

# IC-UNICAMP

#### Números com sinal

- PORT (A, B: IN SIGNED (3 DOWNTO 0)
- Necessita da biblioteca
  - USE ieee.std\_logic\_arith.all
- Qual é o efeito nos valores de AeqB, AgtB,
   AltB?



# Codificador de prioridade – VHDL

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY priority IS
   PORT (w : IN STD LOGIC VECTOR (3 DOWNTO 0) ;
         y : OUT STD LOGIC VECTOR (1 DOWNTO 0) ;
         z : OUT STD LOGIC ) ;
END priority ;
ARCHITECTURE Behavior OF priority IS
BEGIN
  y \le "11" WHEN w(3) = '1' ELSE
       "10" WHEN w(2) = '1' ELSE
       "01" WHEN w(1) = '1' ELSE
       "00";
   z \le '0' WHEN w = "0000" ELSE '1';
END Behavior :
```

# Codificador de prioridade – ineficiente (1)

**IC-UNICAMP** 

# Codificador de prioridade – ineficiente (2)

**IC-UNICAMP** 

```
ARCHITECTURE Behavior OF priority IS
BEGIN
   WITH w SELECT
      y <="00" WHEN "0001",
          "01" WHEN "0010",
          "01" WHEN "0011",
          "10" WHEN "0100",
          "10" WHEN "0101",
          "10" WHEN "0110",
          "10" WHEN "0111",
          "11" WHEN OTHERS :
   WITH w SELECT
      z <= '0' WHEN "0000",
          '1' WHEN OTHERS ;
END Behavior ;
```

MC613-2013



#### GENERIC – n-bit adder

```
LIBRARY ieee:
USE ieee.std_logic_1164.all;
USE work.fulladd_package.all;
ENTITY addern IS
    GENERIC (n: INTEGER := 4);
    PORT (Cin : IN STD_LOGIC;
          X, Y : IN STD\_LOGIC\_VECTOR(n-1 DOWNTO 0);
                : OUT STD_LOGIC_VECTOR(n-1 DOWNTO 0);
          Cout : OUT STD_LOGIC);
END addern:
ARCHITECTURE Structure OF addern IS
    SIGNAL C : STD LOGIC VECTOR(0 TO n) ;
BEGIN
    C(0) \ll Cin;
    Generate label:
    FOR i IN 0 TO n-1 GENERATE
        stage: fulladd PORT MAP (C(i), X(i), Y(i), S(i), C(i+1));
    END GENERATE :
    Cout \leq C(4);
END Structure;
```



#### GENERIC – Instantiation e Port Map

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
LIBRARY lpm;
USE lpm.lpm_components.all;
ENTITY adderLPM IS
   PORT (Cin : IN STD_LOGIC;
          X, Y : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
               : OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
          Cout : OUT STD LOGIC);
END adderLPM;
ARCHITECTURE Structure OF adderLPM IS
BEGIN
   instance: lpm_add_sub
       GENERIC MAP (LPM_WIDTH => 4)
       PORT MAP (
            dataa => X, datab => Y, Cin => Cin, result => S, Cout => Cout);
END Structure;
```

Instatiating a 4-bit adder from the LPM library

MC613-2013



#### VHDL: comandos sequenciais

- Visto até agora: comandos concorrentes
  - Ordem entre os comandos não importa
  - Analogia com componentes eletrônicos
- Novo conceito: process

```
C <= D and E;

PROCESS ( A, B )

VARIABLE x: STD_LOGIC

BEGIN

--- corpo do processo
END PROCESS;

E <= A or B;</pre>
```

# IC-UNICAMP

#### Algumas características de processo

 Trecho entre Begin e End é executado sequencialmente (a ordem importa)

- O processo é executado concorrentemente como as demais declarações (3 comandos concorrentes no exemplo)
- O processo é invocado quando muda algum sinal/variável na lista de sensibilidade (A,B)
- VARIABLE: possível somente dentro de processos
  - Atribuição x := '1'
  - Escopo somente dentro do processo
  - Para usar valor fora do processo, atribuir para um sinal
- Sinais são escalonados ao longo dos comandos do processo e só atribuídos no final



#### Processos: uso em circuitos digitais

- Principal aplicação
  - Descrição de circuitos sequenciais (a ser visto nas próximas aulas)
  - Implementação de funções complexas
- Mas também é possível implementar circuitos combinacionais



#### MUX 2:1 com if-then-else

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux2to1 IS
  PORT ( w0, w1, s : IN STD LOGIC ;
                             STD LOGIC ) ;
              : OUT
END mux2to1;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   PROCESS (w0, w1, s)
  BEGIN
      IF s = '0' THEN
        f \le w0;
      ELSE
        f \le w1;
      END IF ;
  END PROCESS ;
END Behavior ;
```



#### MUX 2:1 alternativo

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux2to1 IS
   PORT ( w0, w1, s : IN STD LOGIC ;
               : OUT STD LOGIC ) ;
         f
END mux2to1 ;
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
  PROCESS (w0, w1, s)
  BEGIN
      f \le w0;
      IF s = '1' THEN
        f <= w1 ;
      END IF ;
   END PROCESS ;
END Behavior ;
```



#### MUX 2:1 com CASE

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY mux2to1 IS
  PORT (w0, w1, s : IN STD LOGIC ;
           : OUT STD LOGIC ) ;
END mux2to1 :
ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
   PROCESS (w0, w1, s)
  BEGIN
      CASE s IS
        WHEN '0' =>
            f \le w0;
        WHEN OTHERS =>
           f <= w1 ;
      END CASE :
  END PROCESS ;
END Behavior ;
```

# IC-UNICAMP

## Decodificador 2:4 – com processo (1)

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY dec2to4 IS
    PORT (w : IN STD_LOGIC_VECTOR(1 DOWNTO 0) ;
        En : IN STD_LOGIC ;
        y : OUT STD_LOGIC_VECTOR(0 TO 3) ) ;
END dec2to4 ;
```



#### Decodificador 2:4 – com processo (2)

```
ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
   PROCESS ( w, En )
   BEGIN
      IF En = '1' THEN
          CASE w IS
             WHEN "00" \Rightarrow y <= "1000";
             WHEN "01" \Rightarrow y <= "0100";
             WHEN "10" \Rightarrow y <= "0010";
             WHEN OTHERS \Rightarrow y \Leftarrow "0001";
          END CASE ;
      ELSE
          y <= "0000";
      END IF ;
   END PROCESS ;
END Behavior ;
```



#### BCD $\rightarrow$ 7 segmentos (1)

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY seg7 IS
   PORT (bcd: IN STD LOGIC VECTOR (3 DOWNTO 0);
         leds: OUT STD LOGIC VECTOR(1 TO 7) );
END seg7 ;
ARCHITECTURE Behavior OF seg7 IS
```



# BCD $\rightarrow$ 7 segmentos (2)

```
ARCHITECTURE Behavior OF seg7 IS
BEGIN
   PROCESS ( bcd )
   BEGIN
      CASE bcd IS
                               abcdefq
               "0000"
          WHEN
                           => leds
                                               "1111110"
                                        <=
          WHEN
               "0001"
                          => leds
                                               "0110000"
                                        <=
          WHEN
               "0010"
                          => leds
                                               "1101101"
                                        <=
               "0011"
                                               "1111001"
          WHEN
                          => leds
                                        <=
                                               "0110011"
          WHEN
               "0100"
                          => leds
                                        <=
          WHEN
               "0101"
                          => leds
                                               "1011011"
                                        <=
               "0110"
                                               "1011111"
          WHEN
                          => leds
                                        <=
                                               "1110000"
          WHEN
               "0111"
                          => leds
                                        <=
          WHEN
               "1000"
                          => leds
                                        <=
                                                "1111111"
               "1001"
                          => leds
                                                "1110011"
          WHEN
                                        <=
          WHEN
               OTHERS
                          => leds
                                        <=
      END CASE
       PROCESS
   END
                            Don't care
END Behavior
```

49



#### Codificador prioridade (1)



#### Codificador prioridade (1)

```
ARCHITECTURE Behavior OF priority IS
BEGIN
   PROCESS ( w )
   BEGIN
      IF w(3) = '1' THEN
         y <= "11" ;
      ELSIF w(2) = '1' THEN
         y <= "10";
      ELSIF w(1) = '1' THEN
         y <= "01" ;
      ELSE
         y <= "00";
      END IF ;
   END PROCESS ;
   z \le '0' WHEN w = "0000" ELSE '1' ;
END Behavior ;
```



#### Outro codificador prioridade (1)



#### Outro codificador prioridade (1)

```
ARCHITECTURE Behavior OF priority IS
BEGIN
   PROCESS ( w )
   BEGIN
      y \le "00";
      IF w(1) = '1' THEN y \le "01"; END IF;
      IF w(2) = '1' THEN y \le "10"; END IF;
      IF w(3) = '1' THEN y \le "11"; END IF;
      z <= '1';
      IF w = "0000" THEN z \le '0'; END IF;
   END PROCESS ;
END Behavior :
```



#### Erros comuns no uso de processo

- Memória implícita
- Atribuição múltipla de um sinal dentro de um processo
- Feedback de sinal: oscilação



#### Problema: Comparador de 1 bit

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY implied IS
   PORT ( A, B : IN STD LOGIC ;
        AeqB : OUT STD LOGIC ) ;
END implied;
ARCHITECTURE Behavior OF implied IS
BEGIN
   PROCESS (A, B)
   BEGIN
      IF A = B THEN
        AeqB <= '1' ;
      END IF ;
   END PROCESS ;
END Behavior ;
```



#### Problema: memória implícita


. . .

```
PROCESS ( A, B )
BEGIN

IF A = B THEN

AeqB <= '1';
END IF;
END PROCESS;
```

•••





## Comparador de 1 bit corrigido

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY comparel IS
   PORT ( A, B : IN STD LOGIC ;
        AeqB : OUT STD LOGIC ) ;
END compare1 ;
ARCHITECTURE Behavior OF compare1 IS
BEGIN
   PROCESS (A, B)
  BEGIN
     AeqB <= '0';
      IF A = B THEN
        AeqB <= '1' ;
      END IF ;
  END PROCESS ;
END Behavior ;
```

#### Contador de 1s

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY numbits IS
  PORT ( X : IN STD LOGIC VECTOR(1 TO 3) ;
            Count: BUFFER INTEGER RANGE 0 TO 3 );
END numbits ;
```

Intenção: iniciar sinal Count com 0 e incrementar a cada '1' encontrado no vetor X



#### Contador de 1s: 2 problemas

Realimentação → oscilação

```
ARCHITECTURE Behavior OF numbit
BEGIN
  PROCESS ( X ) - conta n°
  BEGIN
      Count <= 0 ; -- o 0/
                              📶 🖍 aspas é decimal
      FOR i IN 1 TO 3 LOO/
             IF X(i) = '1
                           THEN
                   Count <= Count + 1 ;</pre>
             END IF ;
      END LOOP ;
  END PROCESS ;
                        Dupla atribuição de Count → só a
END Behavior :
                        última vai ser atribuída
```



## Contador de 1s: corrigido

```
ARCHITECTURE Behavior OF Numbits IS
BEGIN
   PROCESS ( X ) -- conta n° de 1s em X
      VARIABLE TMP : INTEGER ;
  BEGIN
      Tmp := 0 ;
      FOR i IN 1 TO 3 LOOP
             IF X(i) = '1' THEN
                   Tmp := Tmp + 1 ;
            END IF ;
      END LOOP ;
      Count <= Tmp ;</pre>
  END PROCESS ;
END Behavior :
```

MC613-2013



## Precedência das operações

Operator Class	Operator
Highest precedence Miscellaneous	**, ABS, NOT
Multiplying	*, /, MOD, REM
Sign	+, -
Adding	+, -, &
Relational	=, /=, <, <=, >, >=
Lowest precedence Logical	AND, OR, NAND, NOR, XOR, XNOR

- Dentro da mesma classe: da esquerda para a direita
  - a AND b OR c ----→ inválido
  - usar
    - (a AND b) OR c

ou

- a AND (b OR c)
- Recomendável: usar parênteses explicitamente

## Construções de VHDL vistas nesta aula

- Selected Signal Assignment:
   WITH ctl SELECT f <= w0 WHEN '0', w1 WHEN OTHERS</li>
- Conceito de OTHERS na atribuição
- Atribuição condicional de sinal
   f <= w0 WHEN ctl = '0' ELSE w3;</li>
- Componentes e packages
- GENERATE
- OTHERS => '1'
- Tipo Signed
- Biblioteca std\_logic\_arith
- Vetores de bits: std logic vector (3 downto 0)

Generic

# Construções de VHDL vistas nesta aula

- Conceito de processo e comandos sequenciais
- Construções internas ao processo
  - Variáveis
  - IF .. THEN ELSIF .. THEN ELSE ..
  - CASE .. IS WHEN .. => ..

MC613 - 2013