

MC 613


IC/Unicamp

Prof Guido Araújo Prof Mario Côrtes Prof Sandro Rigo

Máquinas de Estado




Forma geral de um circuito síncrono






Máquina de Moore



Clockcycle: w:	t_0	t_1	t_2	t_3	t 4	t ₅	t_6	t ₇	t_8	t 9	t_{10}
w:	0	1	0	1	1	0	1	1	1	0	1
											0




Diagrama de Estados



Present	Next	Output	
state	w = 0	w = 1	Z.
A	A	В	0
В	A	C	0
C	A	C	1




Implementação






Atribuição de Estado



Present	Next s		
state	w = 0	w = 1	Output
<i>y</i> ₂ <i>y</i> ₁	Y_2Y_1	Y_2Y_1	Z
00	00	01	0
01	00	10	0
10	00	10	1
11	dd	dd	d



Derivação das expressões lógicas




Ignoring don't cares

$$Y_1 = w\bar{y}_1\bar{y}_2$$

Using don't cares

$$Y_1 = w\bar{y}_1\bar{y}_2$$



$$Y_2 = wy_1 \bar{y}_2 + w\bar{y}_1 y_2$$

$$Y_2 = wy_1 + wy_2$$

= $w(y_1 + y_2)$


$$y_2$$
 y_1
 0
 0
 0
 0
 0

$$z = \overline{y}_1 y_2$$

$$z = y_2$$




Circuito sequencial





Timing diagram






FSM de Moore

```
USE ieee.std logic 1164.all;
ENTITY simple IS
  PORT (Clock, Resetn, w : IN STD LOGIC;
                        : OUT STD LOGIC );
        Z
END simple;
ARCHITECTURE Behavior OF simple IS
  TYPE State type IS (A, B, C); -- Tipo Enumerado para
                                -- definir os Estados
  SIGNAL y : State type;
BEGIN
  PROCESS ( Resetn, Clock )
  BEGIN
      IF Resetn = '0' THEN -- A é o estado inicial
            y \le A;
      ELSIF (Clock'EVENT AND Clock = '1') THEN
con't ...
```




FSM de Moore


```
CASE y IS
           WHEN A =>
                IF w = '0'
                      THEN y \le A;
                      ELSE y \le B;
                END IF;
           WHEN B =>
                IF w = '0'
                      THEN y \le A;
                     ELSE y \le C;
                END IF;
           WHEN C =>
                IF w = '0'
                      THEN y \leq A;
                      ELSE y \ll C;
                END IF;
      END CASE;
  END IF;
END PROCESS;
  z \le '1' WHEN y = C ELSE '0';
END Behavior;
```






FSM de Moore - Simulação








FSM de Moore - Simulação






FSM de Moore IC-UNICAMP Codificação Alternativa (2 processos)

```
USE ieee.std logic 1164.all;
ENTITY simple IS
  PORT (Clock, Resetn, w : IN STD LOGIC;
                        : OUT STD LOGIC );
          Z
END simple;
ARCHITECTURE Behavior OF simple IS
  TYPE State type IS (A, B, C);
  SIGNAL y present, y next : State type;
```

FSM de Moore

IC-UNICAMP Codificação Alternativa (2 processos)

```
BEGIN
  PROCESS ( w, y present )
  BEGIN
       CASE y_present IS
              WHEN A =>
                     IF w = '0' THEN
                         y next <= A;
                     ELSE
                         y next <= B;</pre>
                     END IF;
              WHEN B =>
                     IF w = '0' THEN
                         y next <= A;</pre>
                     ELSE
                         y next <= C;</pre>
                     END IF;
```



FSM de Moore - Codificação Alternativa

```
Reset
              WHEN C =>
                     IF w = '0' THEN
                                                          w = 1
                          y next <= A;
                                                   A/z=0
                                                               B/z = 0
                     ELSE
                                                          w = 0
                          y_next <= C;</pre>
                                                               w = 1
                                                    w = 0
                     END IF;
       END CASE;
                                                         C/z = 1
  END PROCESS;
  PROCESS (Clock, Resetn)
                                                          w = 1
  BEGIN
       IF Resetn = '0' THEN
              y_present <= A;</pre>
       ELSIF (Clock'EVENT AND Clock = '1') THEN
              y present <= y next;</pre>
       END IF;
  END PROCESS;
  z <= '1' WHEN y present = C ELSE '0';
END Behavior;
```



FSM - Especificando a Atribuição de Estados

```
ARCHITECTURE Behavior OF simple IS
  TYPE State TYPE IS (A, B, C);
  ATTRIBUTE ENUM ENCODING : STRING;
  ATTRIBUTE ENUM ENCODING OF State type: TYPE IS "00 01
  11";
  SIGNAL y_present, y_next : State_type;
  BEGIN
   con't ...
```

 Obs: Atributo Enum_Encoding é específico da ferramenta Quartus. Esta solução pode não funcionar em outras ferramentas CAD



FSM - Especificando a Atribuição de

Estados

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY simple IS
      PORT ( Clock, Resetn, w : IN STD_LOGIC;
                                : OUT STD LOGIC );
             Z
END simple;
ARCHITECTURE Behavior OF simple IS
      SIGNAL y_present, y_next : STD_LOGIC_VECTOR(1 DOWNTO 0);
      CONSTANT A : STD_LOGIC_VECTOR(1 DOWNTO 0) := "00";
      CONSTANT B : STD_LOGIC_VECTOR(1 DOWNTO 0) := "01";
      CONSTANT C : STD LOGIC VECTOR (1 DOWNTO 0) := "11";
BEGIN
      PROCESS ( w, y present )
      BEGIN
             CASE y present IS
                    WHEN A =>
                           IF w = '0' THEN y next \leq A;
                           ELSE y next <= B;</pre>
                           END IF;
```

... con't



FSM - Especificando a Atribuição de


Estados

```
WHEN B =>
               IF w = '0' THEN y next \leq A;
               ELSE y next <= C;</pre>
               END IF;
          WHEN C =>
               IF w = '0' THEN y next \leq A;
                                                    Reset
               ELSE y next <= C;</pre>
               END IF;
                                                   A/z=0
                                                                B/z=0
          WHEN OTHERS =>
               y next <= A;
                                                          w = 0
     END CASE;
                                                               w = 1
                                                    w = 0
END PROCESS;
                                                         C/z=1
PROCESS (Clock, Resetn)
BEGIN
     IF Resetn = '0' THEN
                                                          w = 1
          y present <= A;</pre>
     ELSIF (Clock'EVENT AND Clock = '1') THEN
          y present <= y next;</pre>
     END IF;
END PROCESS;
z <= '1' WHEN y present = C ELSE '0';
```

END Behavior;



Máquina de Mealy





FSM de Mealy



FSM de Mealy

```
Reset
ARCHITECTURE Behavior OF mealy IS
                                                     w = 1/z = 0
        TYPE State type IS (A, B);
                                                                   w = 1/z = 1
                                        w = 0/z = 0
        SIGNAL y : State type;
BEGIN
                                                     w = 0/z = 0
        PROCESS ( Resetn, Clock )
        BEGIN
               IF Resetn = '0' THEN y \le A;
               ELSIF (Clock'EVENT AND Clock = '1') THEN
                     CASE y IS
                             WHEN A =>
                                 IF w = '0' THEN y \le A;
                                 ELSE y \le B;
                                 END IF;
                             WHEN B =>
                                 IF w = '0' THEN y \le A;
                                 ELSE y \le B;
                                 END IF;
                     END CASE;
               END IF;
        END PROCESS;
```



FSM de Mealy

```
Reset
                                                       w = 1/z = 0
                                                                       w = 1/z = 1
                                        w = 0/z = 0
        PROCESS ( y, w )
                                                       w = 0/z = 0
        BEGIN
                 CASE y IS
                          WHEN A =>
                                  z \le '0';
                          WHEN B =>
                                   z \le w;
                 END CASE;
        END PROCESS;
END Behavior;
```