

MC 613

IC/Unicamp

Prof Sandro Rigo Prof Guido Araújo Prof Mario Côrtes

Elementos de armazenamento: Latches e Flip-flops


IC-UNICAMP

Tópicos


- Latches
 - SR e SR chaveado
 - Tipo D
- Flip-flops
 - Mestre-Escravo
 - Tipo D
 - Tipo JK
 - Tipo T
- Comportamento transparente e sensível à borda
- Preset e Clear síncronos e assíncronos




Latch SR com NORs




S	R	$Q_a Q_b$,
0	0	0/1 1/0	(no change)
0	1	0 1	
1	0	1 0	
1	1	0 0	








Latch SR com NANDs







	~S	~R	Q_a	Q_b	_
-	1	1	0/1	1/0	(no change)
	0	1	1	0	
	1	0	0	1	
	0	0	1	1	




Latch SR chaveado




Clk	S	R	Q(t+1)	
0	X	X	Q(t) (no change)	
1	0	0	Q(t) (no change)	
1	0	1	0	
1	1	0	1	Por que?
1	1	1	x	








Latch tipo D chaveado




	Clk	D	Q(t+1)
•	0	X	Q(t)
	1	0	0
	1	1	1







Latch tipo D (alternativa)



Equivalente a








Latches e Flip-Flops: diferenças

- Manifestação da saída Q em função de variações na entrada D:
 - Latch: transparente durante EN (ou Ck) ativos, ou seja, entrada D passa diretamente para a saída Q
 - Flip-Flop: na borda do Clock, o valor presente na entrada D é transferido para Q
- Instante em que o valor da entrada D é armazenado
 - Latch: valor armazenado é o presente na entrada
 D no instante em que EN (ou Ck) é desativado
 (operação de latch ou travamento)
 - Flip-Flop: na borda do Clock, o valor presente na entrada D é armazenado




Flip-Flop D Mestre Escravo



Sensível à borda de DESCIDA

Latch e FF: comportamento comparado


IC-UNICAMP



MC613 – IC / Unicamp




Um Flip-Flop tipo D clássico



11




FF D: borda de subida, com Preset e Clear assíncronos






Temporização



- T_{su}: tempo de guarda antes da borda do clock (de descida, no exemplo) durante o qual a entrada D não deve mudar
- T_h: idem, para depois da borda do clock
- T_{cQ}: tempo até a saída Q mudar depois de uma borda de subida





FF D com Clear síncrono







Flip-Flop tipo T





Equivalente a







T	Q(t+1)
0	Q(t)
1	$\overline{\mathrm{Q}}(t)$



Flip-Flop JK







Descrições em VHDL

Conceito importante: process

```
PROCESS ( A, B )
BEGIN
..... -- corpo do processo
END PROCESS
```

- Trecho entre Begin e End é executado sequencialmente (a ordem importa)
- O processo é executado concorrentemente como as demais declarações
- O processo é invocado quando muda algum sinal/variável na lista de sensibilidade



Memória implícita

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY implied IS
   PORT ( A, B : IN STD LOGIC ;
         AeqB : OUT STD LOGIC ) ;
END implied ;
ARCHITECTURE Behavior OF implied IS
BEGIN
   PROCESS (A, B)
   BEGIN
      IF A = B THEN
         AeqB <= '1' ;
      END IF ;
   END PROCESS ;
END Behavior ;
```



Latch tipo D chaveado

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY latch IS
   PORT ( D, Clk : IN STD LOGIC ;
          Q : OUT STD LOGIC) ;
END latch ;
ARCHITECTURE Behavior OF latch IS
BEGIN
   PROCESS ( D, Clk )
   BEGIN
      IF Clk = '1' THEN
         Q \leq D;
      END IF ;
   END PROCESS ;
END Behavior ;
```



Flip-Flop tipo D

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY flipflop IS
   PORT ( D, Clock : IN STD LOGIC ;
          Q : OUT STD LOGIC) ;
END flipflop ;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS ( Clock )
   BEGIN
      IF Clock EVENT AND Clock = '1' THEN
         Q \leq D;
      END IF ;
   END PROCESS ;
END Behavior ;
```



FFD com Wait Until

```
LIBRARY ieee;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
    PORT ( D, Clock : IN STD LOGIC ;
          Q : OUT STD LOGIC ) ;
END flipflop ;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS
   BEGIN
      WAIT UNTIL Clock'EVENT AND Clock = '1';
      Q \leq D;
   END PROCESS ;
END Behavior ;
```



FFD com Reset assíncrono

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY flipflop IS
   PORT ( D, Resetn, Clock : IN STD LOGIC ;
                        : OUT STD LOGIC) ;
END flipflop ;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS ( Resetn, Clock )
   BEGIN
       IF Resetn = '0' THEN
          0 <= '0';
      ELSIF Clock'EVENT AND Clock = '1' THEN
          Q \leq D;
      END IF ;
   END PROCESS ;
END Behavior ;
```



FFD com Reset síncrono

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
ENTITY flipflop IS
   PORT ( D, Resetn, Clock : IN STD LOGIC ;
                       : OUT STD LOGIC) ;
END flipflop;
ARCHITECTURE Behavior OF flipflop IS
BEGIN
   PROCESS
   BEGIN
      WAIT UNTIL Clock'EVENT AND Clock = '1';
      IF Resetn = '0' THEN
          0 <= '0';
      ELSE
          Q \leq D;
      END IF ;
   END PROCESS ;
END Behavior ;
```



FF-JK c reset assíncrono estrutural

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY ffjk is
   port( J,K, Reset, Clock: in std logic; Q: out std logic);
END ffik;
ARCHITECTURE Estrutural OF ffjk IS
BEGIN
   PROCESS (Clock, Reset)
       VARIABLE temp: std logic;
   BEGIN
       IF Reset='1' THEN
            temp := '0';
       ELSIF (Clock'event and Clock='1') THEN
            temp := (J AND NOT(temp)) OR (NOT(K) and temp);
       END if;
       Q \le temp;
   END PROCESS;
END Estrutural;
```

Obs: ver netlist gerado pelo Quartus



FF-JK comportamental

```
ARCHITECTURE Behavioral of ffjk is
BEGIN
   PROCESS (Clock, Reset)
       VARIABLE temp: std logic;
       VARIABLE jk: std logic vector (2 downto 1);
   BEGIN
       jk := J \& K;
           IF Reset='1' THEN temp := '0';
       ELSIF (Clock'event and Clock='1') then
            CASE (jk) is
              WHEN "11" \Rightarrow temp := not (temp);
              WHEN "10" => temp := '1';
              WHEN "01" \Rightarrow temp := '0';
              WHEN others => temp := temp;
           END CASE;
       END if;
       Q \le temp;
   END PROCESS;
END Behavioral;
```

Obs: ver netlist gerado pelo Quartus



Instanciação de FFD de um pacote

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
LIBRARY altera ;
USE altera.maxplus2.all ;
ENTITY flipflop IS
   PORT ( D, Clock : IN STD LOGIC ;
      Resetn, Presetn : IN STD LOGIC ;
          : OUT STD LOGIC ) ;
      Q
END flipflop;
ARCHITECTURE Structure OF flipflop IS
BEGIN
   dff instance: dff PORT MAP
   ( D, Clock, Resetn, Presetn, Q ) ;
END Structure ;
```




Tópicos de Registradores


- Construção usando flip-flops
- Clear assíncrono e Enable
- Exemplo de uso em barramento



Registradores

- Conjunto de elementos de memória (flip-flops) utilizados para armazenar n bits.
- Utilizam em comum os sinais de clock e controle







8-bit register with asynchronous clear

```
LIBRARY ieee ;
   USE ieee.std logic 1164.all ;
   ENTITY reg8 IS
      PORT ( D : IN STD LOGIC VECTOR (7 DOWNTO 0) ;
             Resetn, Clock: IN STD LOGIC ;
             Q : OUT STD LOGIC VECTOR (7 DOWNTO 0) ;
   END reg8 ;
   ARCHITECTURE Behavior OF reg8 IS
   BEGIN
      PROCESS ( Resetn, Clock )
      BEGIN
          IF Resetn = '0' THEN
             Q \le "00000000";
          ELSIF Clock'EVENT AND Clock = '1' THEN O <= D;
          END IF ;
      END PROCESS ;
   END Behavior :
MC613 – IC / Unicamp
```




n-bit register with load

```
LIBRARY ieee ;
   USE ieee.std logic 1164.all ;
   ENTITY regn IS
      GENERIC ( N : INTEGER := 8 );
      PORT (R : IN STD LOGIC VECTOR (N-1 DOWNTO 0) ;
             L, Clock : IN STD LOGIC ;
             Q : OUT STD LOGIC_VECTOR(N-1 DOWNTO 0) ;
   END regn ;
   ARCHITECTURE Behavior OF regn IS
   BEGIN
      PROCESS
      BEGIN
          WAIT UNTIL Clock'EVENT AND Clock = '1';
          IF L = '1' THEN Q \leq R;
          END IF ;
      END PROCESS ;
   END Behavior :
MC613 – IC / Unicamp
```




Registradores em um Barramento



31



Registradores em um Barramento





Buffers tri-state em VHDL

```
Permite configurar
LIBRARY ieee ;
                             parâmetros (n bits)
USE ieee.std logic 1164.all
ENTITY zbuffer
   GENERIC ( N : INTEGER := 8 ) ;
   PORT (X : IN STD LOGIC VECTOR (N-1 DOWNTO 0);
            : IN STD LOGIC ;
              : OUT STD LOGIC VECTOR(N-1 DOWNTO 0) ;
END zbuffer :
ARCHITECTURE Behavior OF zbuffer IS
BEGIN
   F \leftarrow (OTHERS = YZ') WHEN E = YO' ELSE X;
END Behavior ;
```

Construção (OTHERS => '1')

•usada principalmente em vetores para atribuir um mesmo valor para todos os bits (aqui todos 8 bits de F ← 'Z')



Component Buffer

```
LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

PACKAGE ZBuffer_package IS
   COMPONENT ZBuffer
    GENERIC (N : INTEGER) ;
    PORT (X, IN STD_LOGIC_VECTOR(N-1 DOWNTO 0) ;
        E: IN STD_LOGIC ;
        f: OUT STD_LOGIC_VECTOR(N-1 DOWNTO 0)) ;
   END COMPONENT ;
END ZBuffer_package ;
```

Encapsulando o buffer tri-state em componente Precisa informar o tipo do parâmetro N



Gerando Adaptador 32-bits

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
USE work.ZBuffer package.all ;
ENTITY bus32adapter IS
   GENERIC ( N : INTEGER := 32 );
   PORT (X: IN STD LOGIC VECTOR(N-1 DOWNTO 0);
         Z: IN STD LOGIC ;
         B: OUT STD LOGIC VECTOR (N-1 DOWNTO 0) ;
END bus32adapter ;
ARCHITECTURE behavior OF bus32adapter IS
BEGIN
   buf: ZBuffer
         GENERIC MAP ( N = > 32 )
         port map (X, Z, B);
END behavior :
```