

### MC 613

IC/Unicamp 2018s1 Prof Guido Araújo Prof Mario Côrtes Prof Sandro Rigo

# Registradores e Contadores




## Tópicos de Registradores


- Construção usando flip-flops
- Clear assíncrono e Enable
- Registradores deslocamento
- Carga paralela
- Registrador deslocamento universal
- Exemplo de uso em barramento



# Registradores

- Conjunto de elementos de memória (flip-flops) utilizados para armazenar n bits.
- Utilizam em comum os sinais de clock e controle







# 8-bit register with asynchronous clear

```
LIBRARY ieee ;
   USE ieee.std logic 1164.all ;
   ENTITY req8 IS
      PORT ( D : IN STD LOGIC VECTOR (7 DOWNTO 0) ;
             Resetn, Clock: IN STD LOGIC ;
             Q : OUT STD LOGIC VECTOR (7 DOWNTO 0) ;
   END reg8 ;
   ARCHITECTURE Behavior OF reg8 IS
   BEGIN
      PROCESS ( Resetn, Clock )
      BEGIN
          IF Resetn = '0' THEN
             Q \le "00000000";
          ELSIF Clock'EVENT AND Clock = '1' THEN O <= D;
          END IF ;
      END PROCESS ;
   END Behavior :
MC613 - 2012
```





# *n*-bit register with load

```
LIBRARY ieee ;
   USE ieee.std logic 1164.all ;
   ENTITY regn IS
      GENERIC ( N : INTEGER := 8 );
      PORT (R : IN STD LOGIC VECTOR (N-1 DOWNTO 0) ;
             L, Clock : IN STD LOGIC ;
             Q : OUT STD LOGIC_VECTOR(N-1 DOWNTO 0) ;
   END regn ;
   ARCHITECTURE Behavior OF regn IS
   BEGIN
      PROCESS
      BEGIN
          WAIT UNTIL Clock'EVENT AND Clock = '1';
          IF L = '1' THEN Q \leq R;
          END IF ;
      END PROCESS ;
   END Behavior ;
MC613 - 2012
```



# Shift Register







# Alternative Shift Register

```
LIBRARY ieee ;
   USE ieee.std logic 1164.all;
   ENTITY shift4 IS
       PORT ( R : IN STD_LOGIC_VECTOR(3 DOWNTO 0);
              Clock : IN STD LOGIC ;
              L, w : IN STD_LOGIC ;
                : BUFFER STD_LOGIC_VECTOR(3 DOWNTO 0) ;
              Q
   END shift4 :
   ARCHITECTURE Behavior OF shift4 IS
   BEGIN
       PROCESS
       BEGIN
          WAIT UNTIL Clock'EVENT AND Clock = '1';
           IF L = '1' THEN Q \le R;
          ELSE
              Q(0) \le Q(1);
              Q(1) \le Q(2);
              Q(2) \le Q(3);
              Q(3) \le w;
          END IF ;
       END PROCESS ;
MC61END (Behavior ;
```




# *n*-bit left-to-right shift register

```
LIBRARY ieee :
USE ieee.std logic 1164.all;
ENTITY shiftn IS
   GENERIC ( N : INTEGER := 8 );
   PORT ( R : IN STD LOGIC VECTOR (N-1 DOWNTO 0) ;
           Clock : IN STD LOGIC ;
           L, w: IN STD LOGIC;
           Q : BUFFER STD LOGIC VECTOR(N-1 DOWNTO 0) ;
END shiftn ;
ARCHITECTURE Behavior OF shiftn IS
BEGIN
   PROCESS
   BEGIN
       WAIT UNTIL Clock'EVENT AND Clock = '1';
       IF L = '1' THEN Q \leq R;
       ELSE
           Genbits: FOR i IN 0 TO N-2 LOOP
              Q(i) \le Q(i+1);
           END LOOP ;
           Q(N-1) \le w ;
       END IF ;
   END PROCESS ;
END Behavior ;
```



# Shift Register com Carga Paralela





# Hierarchical code for a four-bit shift register

```
LIBRARY ieee :
USE ieee.std logic 1164.all ;
ENTITY shift4 IS
   PORT ( R : IN STD LOGIC VECTOR (3 DOWNTO 0) ;
         L, w, Clock : IN STD_LOGIC ;
         Q : BUFFER STD LOGIC VECTOR(3 DOWNTO 0) ;
END shift4 ;
ARCHITECTURE Structure OF shift4 IS
   COMPONENT muxdff
      PORT ( D0, D1, Sel, Clock : IN STD LOGIC ;
             Q : OUT STD LOGIC ) ;
   END COMPONENT ;
BEGIN
   Stage3: muxdff PORT MAP ( w, R(3), L, Clock, Q(3) );
   Stage2: muxdff PORT MAP (Q(3), R(2), L, Clock, Q(2));
   Stage1: muxdff PORT MAP ( Q(2), R(1), L, Clock, Q(1) ) ;
   Stage0: muxdff PORT MAP (Q(1), R(0), L, Clock, Q(0));
END Structure :
```



# Shift Register com Carga Paralela

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
LIBRARY lpm ;
USE lpm.lpm components.all ;
ENTITY shift IS
   PORT ( Clock : IN STD LOGIC ;
         Reset : IN STD LOGIC ;
         Shiftin, Load : IN STD_LOGIC ;
               : IN STD LOGIC VECTOR(3 DOWNTO 0);
         R
                 : OUT STD LOGIC VECTOR(3 DOWNTO 0) ;
END shift:
ARCHITECTURE Structure OF shift IS
BEGIN
   instance: lpm shiftreg
      GENERIC MAP (LPM WIDTH => 4, LPM DIRECTION =>
"RIGHT")
      PORT MAP (data => R, clock => Clock, aclr => Reset,
          load => Load, shiftin => Shiftin, q => Q ) ;
END Structure ;
```



## Shift Register Universal

- Entrada Serial
  - Deslocamento a Esquerda
  - Deslocamento a Direita
- Carga Paralela
- Saída Paralela

Exercício de hoje:

Diagrama do Shift Register Universal de 4 bits



## Tópicos de Contadores

- Contadores síncronos e assíncronos
- Contadores de módulo configurável
- Contadores em anel e Johnson
- Preset e Clear síncronos e assíncronos



#### Contadores síncronos / assíncronos

#### Contadores assíncronos


- Entrada de clock dos FFs recebe saída de estágios anteriores
- Estado do contador: transições dos estágios não simultâneas (em ripple)
- Circuito mínimo mas requer cuidados com decodificação

#### Contadores síncronos

- Entrada de clock dos FF recebe apenas sinal externo de clock
- Estado do contador: transições sincronizadas (razoavelmente simultâneas)




## Contador assíncrono: 3 bits DOWN






## Contador assíncrono: 3 bits UP




Alternativas para UP/DOWN:

- FF sens. borda de descida
- saída =  $\sim Q$






# Projeto de contador síncrono: 3 bits






## Contador síncrono: 4 bits






## Inclusão de Enable e Clear



Obs: o clear é assíncrono




## Contador síncrono com FF D






# Inclusão de Load






## Contador mod-6 com Reset síncrono



Obs: o Reset é obtido carregando-se 000 via sinal de load síncrono




### Contador mod-5 com Reset assíncrono



Obs: apesar do estado final a ser detectado ser o mesmo do caso anterior, estado 101 (5), o módulo deste contador é 5 (contagem 0 1 2 3 4 0 1 2 3 4)




## Contador BCD de 2 dígitos





### Contador em anel




Contagem p 4 bits: 1000 0100 0010 0001 1000 0100 0010 0001 ....

Módulo?



#### Contador Johnson



Para um contador de 4 estágios:

- Qual é a sequência de contagem
- Qual é o módulo do contador?



# Implementação de contadores em VHDL

MC613 – 2012 27



### Contador crescente 4 bits

```
LIBRARY ieee ;
USE ieee.std logic 1164.all;
USE ieee.std logic unsigned.all ;
ENTITY upcount IS
    PORT ( Clock, Resetn, E : IN STD LOGIC ;
            Q : OUT STD LOGIC VECTOR (3 DOWNTO 0)) ;
END upcount ;
ARCHITECTURE Behavior OF upcount IS
    SIGNAL Count : STD LOGIC VECTOR (3 DOWNTO 0) ;
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN
            Count <= "0000";
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            IF E = '1' THEN
                Count <= Count + 1 ;
            ELSE
                Count <= Count ;</pre>
            END IF ;
        END IF ;
    END PROCESS ;
    0 <= Count ;</pre>
END Behavior ;
```

MC613 - 2012 28

# Contador com LD paralelo, c/ sinais inteiros

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
ENTITY upcount IS
    PORT ( R : IN
                          INTEGER RANGE 0 TO 15;
           Clock, Resetn, L : IN STD LOGIC ;
            O: BUFFER INTEGER RANGE 0 TO 15;
END upcount ;
ARCHITECTURE Behavior OF upcount IS
BEGIN
    PROCESS (Clock, Resetn)
    BEGIN
        IF Resetn = '0' THEN
           0 \le 0 ;
        ELSIF (Clock'EVENT AND Clock = '1') THEN
            IF L = '1' THEN
               Q \leq R;
            ELSE
               Q \le Q + 1;
           END IF;
        END IF;
    END PROCESS;
END Behavior;
```

Obs: com o uso do tipo BUFFER, o sinal count não é necessário

**IC-UNICAMP** 



#### Contador decrescente

```
LIBRARY ieee :
USE ieee.std logic 1164.all ;
ENTITY downant IS
   GENERIC ( modulus : INTEGER := 8 ) ;
   PORT ( Clock, L, E : IN STD LOGIC ;
           O : OUT INTEGER RANGE 0 TO modulus-1 ) ;
END downcnt :
ARCHITECTURE Behavior OF downcnt IS
   SIGNAL Count: INTEGER RANGE 0 TO modulus-1:
BEGIN
   PROCESS
   BEGIN
       WAIT UNTIL (Clock'EVENT AND Clock = '1');
       IF E = '1' THEN
           IF L = '1' THEN
               Count <= modulus-1 ; -- carrega c módulo
           ELSE
               Count <= Count-1 ;
           END IF ;
       END IF ;
   END PROCESS;
   Q <= Count ;</pre>
END Behavior :
```

## Contador crescente com Reset Síncrono

```
LIBRARY ieee ;
USE ieee.std logic 1164.all ;
USE ieee.std logic unsigned.all ;
ENTITY upcount IS
   PORT ( Clear, Clock: IN STD LOGIC ;
           Q : BUFFER STD LOGIC VECTOR(1 DOWNTO 0) ;
END upcount ;
ARCHITECTURE Behavior OF upcount IS
BEGIN
   upcount: PROCESS ( Clock )
   BEGIN
       IF (Clock'EVENT AND Clock = '1') THEN
           IF Clear = '1' THEN
              Q \le "00";
           ELSE
              0 \le Q + '1';
           END IF ;
       END IF;
   END PROCESS;
END Behavior :
```



## Contador BCD de 2 dígitos (entity)



# Contador BCD de 2 dígitos (architect.)

```
ARCHITECTURE Behavior OF BCDcount IS
BEGIN
   PROCESS ( Clock )
   BEGIN
       IF Clock'EVENT AND Clock = '1' THEN
           IF Clear = '1' THEN
               BCD1 <= "0000"; BCD0 <= "0000";
           ELSIF E = '1' THEN
               IF BCD0 = "1001" THEN
                   BCD0 <= "0000";
                   IF BCD1 = "1001" THEN
                       BCD1 <= "0000";
                   ELSE
                       BCD1 <= BCD1 + '1';
                   END IF :
               ELSE
                   BCD0 \le BCD0 + '1';
               END IF ;
           END IF ;
       END IF;
   END PROCESS;
END Behavior ;
```