



connect extra bank 13 to VCCO_13 improve ESD



NT10F
Heat Sink 22x20mm






4.3.5.1. Channel AC Coupling Capacitors


Each Line of a PCI Express Link must be ac coupled. The minimum and maximum values for the capacitance is given in Table 4-18. Capacitors must be placed on the Transmitter side of an interface that remains addressed to be claimed and handled. In a receiver where ever is:

- By definition, PE_Tx and PETx pass (the Transmitter differential pair of the connector shall be connected to the receiver differential pair of the system board, and so the PCI Express Receive differential pair on the add-in card).
- By definition, PERx and PERRx pass (the Receiver differential pair of the connector shall be connected to the Transmitter differential pair of the system board, and so the PCI Express Transmitter differential pair on the add-in card).
- However, the "y" and "z" connectors may be reversed to simplify PCIe testing and maintenance. In such cases, the Rx_Eq and Tx_Eq parameters will be polarity inverted as part of the Link Initialization and Training and will correct the polarity independently on each Lane. Refer to Section 4.2 of the PCI Express Base Specification.

Rescue JTAG




XCA35T-2FGG484C XCA35T-2FGG484C XCA35T-2FGG484C XCA35T-2FGG484C XCA35T-2FGG484C



Licensed under CERN OHL v1.2 or later
Copyright 2018 Andrew "bunnie" Huang












Page 6



Licensed under CERN OHL v1.2 or later
Copyright 2016 Andrew "bunnie" Huang



Title		
Size	Number	Revision
B		
Date: 10/30/2018	Sheet of	
File: F:\largework\04ddr3.SchDoc		Drawn By:







HDMI ESD**HDMI EMI****HDMI-A connector - source****HDMI-D connector - source****HDMI ESD****HDMI-A connector - sink****HDMI ESD****HDMI-A connector - sink**

Licensed under CERN OHL v1.2 or later
Copyright 2018 Andrew "bunnie" Huang



Title	Size	Number	Revision
Date: 10/30/2018 File: F:\largeproj\050.schDoc	C		

A



Title		
Size	Number	Revision
A3		
Date: 10/30/2018	Sheet of	
File: F:\laregework\...\06debug.SchDoc		Drawn By:

Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	TopOverlay				
2	TopSolder	Solder Resist	0.40mil	3.6	
3	L1	Copper	1.40mil		
4	Dielectric1	FR-4	3.00mil	3.9	
5	L2	Copper	0.70mil		
6	Dielectric4	FR-4	4.00mil	4.4	
7	L3	Copper	0.70mil		
8	Dielectric2	FR-4	41.60mil	4.4	
9	L4	Copper	0.70mil		
10	Dielectric3	FR-4	4.00mil	4.4	
11	L5	Copper	0.70mil		
12	Dielectric5	FR-4	3.00mil	3.9	
13	L6	Copper	1.40mil		
14	BottomSolder	Solder Resist	0.40mil	3.6	
15	BottomOverlay				

