

ECC Encoder & Decoder

**Digital Design and Logical Synthesis for
Electric Computer Engineering
(36113611)
Course Project**

Synthesis

Version 1.0

Revision History

Rev	Description	Done By	Date
1.0	Initial document	Yuval Yoskovits, Roy Shor	18-Dec-2021
2.0			
3.0			

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	1 of 6

Contents

LIST OF TABLES.....	2
1. INTRODUCTION.....	3
1.1 Design Constraints Requirements	3
1.2 The Used Constraints.....	3
1.3 Synthesis Flow.....	4
2. REPORTS & RESULTS.....	4
2.1 Area Report.....	4
2.2 Timing Report.....	4
2.3 Power Report	Error! Bookmark not defined.
2.4 Constraints Violations.....	5
3. VERIFICATION RESULTS.....	ERROR! BOOKMARK NOT DEFINED.
4. SUBMISSION REQUIREMENTS.....	5
5. PROJECT GRADE EVALUATION.....	6

LIST OF TABLES

Table 1: Design Constraints Requirements.....	3
Table 2: Used Constraints	4
Table 3: Preliminary tests	6
Table 4: Grading policy	6

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	2 of 6

1. INTRODUCTION

In the third part of the project, you will perform the synthesis flow as taught in Lab3 for your own Hardware (Verilog design). You are required to convert your design from Verilog code to Gate Level code (Netlist) using the synthesis tool “Design Compiler”, then analyze the result using the extracted reports.

Note: In this part of the project your design is supposed to be working.

1.1 Design Constraints Requirements

Try to increase the clock frequency as high as you can achieve. Then put other some constraints to your DC run.

The system constraints that you should adjust and use in the synthesis flow are as follows:

Constraint Type	Value
Clock Period	At least 100KHz
Clock uncertainty	Maximum 0.1 ns
Clock transition time	Maximum 0.1 ns
Input delay	Maximum 0.2 ns
Input transition	Maximum 0.1 ns
Output delay	Maximum 0.5 ns
Design area	Smaller than 50,000,000
Wire load model	tsmc18_wl50

Table 1: Design Constraints Requirements.

1.2 The Used Constraints

Fill the following table with the design constrains you used in this part:

If may add or remove rows to table if you added more constraints to your synthesis.

False Path (if there are any)			
From Pin/Port	Through Pin	To Pin/Port	Comments

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	3 of 6

Clock Definitions		
Constraint Name	<<clock1 name>>	Comment
Period [Nano Seconds]		
Pin/Port name		
Uncertainty		
Transition		
External Delay (input/output delay)		
Pin name	Value	Comment

Table 2: Used Constraints

1.3 Synthesis Flow

Apply the Synthesis flow as explained in Lab3 using the given Library and given TCL scripts:

- Add your own design files (Verilog codes) to the RTL directory (folder).
- Update the Synthesis scripts according to your own module's names (file name).
- Update the Constrains scripts according to Table 2 you created.
- Upload the DC directory (folder) to your server (as shown in Lab3).
- Run dc_shell command from inside the DC directory using the terminal (also shown in Lab3).
- Use the updated scripts to run the synthesis flow on your design.

2. REPORTS & RESULTS

After completing the synthesis flow, download the “output” and “report” directory to your own workstation. Then open the reports and perform the needed analysis, show, and explain them in this part report.

2.1 Area Report

Show the **design area report** and explain what it includes, suggest **how you could save more area** if you had more time to do your project.

2.2 Timing Report

Show **your timing report for setup time**, what do you see? **Show in the RTL code the location of the longest critical path**. Explain what changes are needed in the RTL code to perform faster.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	4 of 6


2.3 Constraints Violations

Show your **constraints report**, explain the **outcome**, Is there any violations? If yes, then **Why?** and **How can you fix it** if you had more time?

3. SUBMISSION REQUIREMENTS


For the second (Verification) part of the project you must submit the following:

- 1) Gate Level Files that contain the following units:
 - Netlist – File name: top.v
 - SDF – File name: top.sdf
- 2) **Test Bench Files** that containing the following units: Stimulus ,Interface , Golden-Model, Overall TB and any other file that you added to your verification testbench.
- 3) **HDL Designer library including project files**, hdl and hds libraries. Top level module should be named **ecc_enc_dec**, and the file should be named **ecc_enc_dec.v**. Verilog 2005 syntax (or systemverilog)
- 4) **Short Synthesis Guide** containing the requirement described and shown in previous sections (in pdf format).
- 5) **Synthesis Document** should be attached in the **ecc_enc_dec (Gate Level)** design in HDL designer using side data library



- 6) **Delete the work library**
- 7) Compress **Project file**, **hds** and **hdl** libraries into a ZIP file named **<ID1>_<ID2>.zip**, where ID1 and ID2 are the ID (*teudat zeut*) numbers of the submitters.

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	5 of 6



- 8) All the library files should be zipped to a file named **id1_id2.zip** and submitted to Moodle.
- 9) One of the Student's Pair Should Submit Their work to Moodle.

SUBMISSION DATE: 30/12/2021 AT 23:55

4. PROJECT GRADE EVALUATION

This part is **30 points** from the project grade. Preliminary checks must pass before your work is checked. **Failure in the preliminary checks means grade of 0 for this part of the project.**

Task	Description
Synthesis passes successfully.	Your design is synthesized successfully with Design Compiler. Reports are created. No timing violations. Netlist (Gate level) is generated.

Table 3: Preliminary tests

After passing the preliminary tests the system's performance will be checked with additional tests.

grade	Task	Description
30%	Implementation	Gate level simulation reaches the same logic results as RTL simulation, comparison with golden model
30%	Document	Documents contain all requirement and reports, <u>easy to read and proper diagrams</u> , right explanations, and answers.
40%	Reports & Results	Timing analysis, Power analysis, Area analysis .

Table 4: Grading policy

Late submission will degrade the project score by 5*days

Classification:	Template Title:	Owner	Creation Date	Page
Final Project	Digital High Level Design	Digital Design and Logical Synthesis	23/March/2017	6 of 6