
International IOR Rectifier HEXFET® POWER MOSFET

IRFD9110PbF



- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- P-Channel
- 175°C Operating Temperature
- Fast Switching
- Lead-Free



$V_{DSS} = -100V$ $R_{DS(on)} = 1.2\Omega$ $I_{D} = -0.70A$

HD-1

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4-pin DIP package is a low cost machine-insertable case style which can be stacked in multiple combinations on standard 0.1 inch pin centers. The dual drain serves as a thermal link to the mounting surface for power dissipation levels up to 1 watt.

Absolute Maximum Ratings

	Parameter	Max.	Units	
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ -10 V -0.70		A	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ -10 V -0.49			
I _{DM}	Pulsed Drain Current ①	-5.6		
P _D @ T _C = 25°C	Power Dissipation	1.3	W	
	Linear Derating Factor	0.0083	W/°C	
V _{GS}	Gate-to-Source Voltage	±20	V	
Eas	Single Pulse Avalanche Energy ②	140	mJ	
IAR	Avalanche Current ①	-0.70	Α	
EAR	Repetitive Avalanche Energy ①	0.13	mJ	
dv/dt	Peak Diode Recovery dv/dt ③	-5.5	V/ns	
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to +175	°C	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)		

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Reja	Junction-to-Ambient		-	120	°C/W

International

TOR Rectifier

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-100	_	-	٧.	V _{GS} =0V, I _D =-250μA
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	_	-0.091	_	V/°C	Reference to 25°C, Ip=-1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	~	_	1.2	Ω	V _{GS} =-10V, I _D =-0.42A ④
V _{GS(th)}	Gate Threshold Voltage	-2.0	_	-4.0	٧	V _{DS} =V _{GS} , I _D =-250μA
g/s	Forward Transconductance	0.60	-		·S	V _{DS} =-50V, I _D =-0.42A ④
I _{DSS}	Drain-to-Source Leakage Current	_	_	-100		V _{DS} =-100V, V _{GS} =0V
USS	Dialii-to-Source Leakage Current	_	_	-500	μА	V _{DS} =-80V, V _{GS} =0V, T _J =150°C
I _{GSS}	Gate-to-Source Forward Leakage	_	-	-100	nA	V _{GS} =-20V
IGSS	Gate-to-Source Reverse Leakage	_	-	100	nA	V _{GS} =20V
Q_g	Total Gate Charge	_	_	8.7	nC	I _D =-4.0A
Qgs	Gate-to-Source Charge	_	_	2.2		V _{DS} =-80V
Q _{gd}	Gate-to-Drain ("Miller") Charge	-	_	4.1		V _{GS} =-10V See Fig. 6 and 13 @
t _{d(on)}	Turn-On Delay Time	_	10	_		V _{DD} =-50V
tr	Rise Time		27	_	ns	I _D =-4.0A
td(off)	Turn-Off Delay Time		15		113	$R_{G}=24\Omega$
tf	Fall Time		17	_		R _D =11Ω See Figure 10 ®
Lo	Internal Drain Inductance	_	4.0	_	n L I	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	_	6.0	_	nH	from package and center of die contact
Ciss	Input Capacitance		200	_		V _{GS} =0V
Coss	Output Capacitance	_	94		pF	V _{DS} =-25V
Crss	Reverse Transfer Capacitance	_	18			f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
ls	Continuous Source Current (Body Diode)		-	-0.70		MOSFET symbol showing the
Ism	Pulsed Source Current (Body Diode) ①		_	-5.6	Α	integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage	_	_	-5.5	V	T _J =25°C, I _S =-0.70A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	-	82	160	ns	T _J =25°C, I _F =-4.0A
Q _{rr}	Reverse Recovery Charge	-	0.15	0.30	μС	di/dt=100A/μs ④

Notes:

- Tepetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ I_{SD}≤-4.0A, di/dt≤75A/ μ s, V_{DD}≤V(BR)DSS, T_J≤175°C
- ④ Pulse width ≤ 300 μs; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, Tc=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit



- * Reverse Polarity for P-Channel
- ** Use P-Channel Driver for P-Channel Measurements



*** V_{GS} = 5.0V for Logic Level and 3V Drive Devices


Fig -14 For P Channel HEXFETS

www.irf.com 7

International TOR Rectifier


Hexdip Package Outline

Dimensions are shown in millimeters (inches)



Hexdip Part Marking Information

EXAMPLE: THIS IS AN IRFD120



Data and specifications subject to change without notice.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.10/04

www.irf.com