```
0515
16
       00
       BC
           PHI
                  RC
                         ;RC - Indexes bit pattern
  17
       F8
           LDI
                         ;Load RD
  18
       04
                         ;With address
  19
       BD
           PHI
                  RD
                         ;Of CHIP-8 storage array
       F8
                                        **
  1A
           LDI
                                                 11
                                        11
  1B
       E3
                                **
                                        11
                                                 11
  1C
       ΑĐ
           PLO
                  RD
  1D
       9C
           GHI
                  RC
                         Get address of bit pattern
  1E
       5D
           STR
                  RD
                         ;Store second address digit in array
       1D
  1F
           INC
                  RD
                         ;RD+1
0520
       8C
           GLO
                  RC
                         ;Second half of address
       F6
  21
           SHR
                         ;Shift right for third address digit
  22
       F6
           SHR
                         ;
                            **
                                                       11
  23
       F6
                                   **
                                               **
           SHR
                         ;
  24
      F6
                            **
                                   **
                                               11
           SHR
  25
26
       5D
           STR
                  RD
                         ;Store in array
       1D
           INC
                   RD
                         ;RD+1
  27
28
       8C
           GLO
                  RC
                         ;Second half of address - fourth address digit
       5D
           STR
                         ;Store in array (MSB's ignored by CHIP-8)
                  RD
  29
       1D
           INC
                  RD
  2A
       9C
           GHI
                  RC
                         ;Save RC for other machine language subroutines
       5D
  2B
           STR
                  RD
                           at 04E2 - 04E3
                         ;
       1D
  2C
           INC
                                **
                  RD
                                    **
       8C
                           11
                                11
                                         11
                                                   **
                                                                       **
  2D
           GLO
                  RC
                         ;
                           11
                                **
                                    **
                                         **
                                                   **
                                                                       **
  2E
       5D
           STR
                  RD
                         ;
  2F
       F8
           LDI
                         ;Address bit pattern storage
0530
      DA
  AD
                  RD
                         :RD=04DA
           PLO
       F8
           LDI
                         ;Load Utility
       04
                         Register with
       AF
                  RF
           PLO
                         ;Loop count
       OC.
           LDN
                   RC
                         ;Get Bit pattern @ RC
                         ;And "AND" it with
       FA
           ANI
       F0
                         ;FO for MSB's
       5D
           STR
                   RD
                         Store at RD for CHIP-8 DXYN instruction
     1D
           INC
                   RD
                         ;RD+1 - next storage slot
       4C
           LDA
                   RC
                         ;Same bit pattern - advance pointer
       FE
           SHL
                         ;Shift left for LSB's
  3c
       FE
           SHL
                         ;
                            11
                                   11
                                             **
  3D
       FE
           SHL
                         ;
  Э́Е
                                   **
       FE
           SHL
  3F
       5D
           STR
                  RD
                         ;Store @ RD for DXYN instruction
0540
       1D
           INC
                   RD
                         ;RD+1 - next storage slot
  41
       2F
           DEC
                   RF
                         ;Loop count (-1)
  42
       8F
           GLO
                         ;Test if done
                   RF
  43
                         ;Branch if \neq 00
       3A
           BNE
       35
12
  44
                         Loop until done to 0535
  45
46
            INC
                   R2
                         ;Reset Stack Pointer
                   К¥
       Ď4
           SEP
                         ;Return control to CHIP-8
```