
baseline
CARTS
(2,0)
(1,0)
(3,0)
bottleneck
632
628
618
modeled DPU processing 47 µs
(2,0)
(1,0)
(3,0)
461
new bottleneck
466
458
max link load −26.3 %
measured makespan −17.5 % (−10.3 % mean, 6 seeds)
0
50
100
150
200
250
300
pair transfer time (µs, volume / 5 GB/s)