Ensamblado y desensamblado de LEGv8 + Implementación de la ISA

Arquitectura de Computadoras 2023

Arithmetic Operations

Three operands: two sources and one destination
 ADD a, b, c // a gets b + c

C code:

```
f = (g + h) - (i + j); // f-> X19 g->X20, h->X21 // i->X22, j->X23
```

Compiled LEGv8 code:

LEGv8 R-format Instructions



Instruction fields

- opcode: operation code
- Rm: the second register source operand
- shamt: shift amount (00000 for now)
- Rn: the first register source operand
- Rd: the register destination

R-format Example

opcode	Rm	shamt	Rn	Rd	
11 bits	5 bits	6 bits	5 bits	5 bits	

ADD X9, X20, X21

1112 _{ten}	21 _{ten}	O _{ten}	20 _{ten}	9 _{ten}	
10001011000 _{two}	10101 _{two}	000000 _{two}	10100 _{two}	01001 _{two}	


8B150289₁₆

Memory Operands

- Load values from memory into registers
- Store result from register to memory
- Memory is byte addressed
- C code: (elementos de A = DobleWord)
 A[12] = h + A[8]; // h->X21, base address of A->X22
- Compiled LEGv8 code:

```
LDUR X9, [X22,#64] // Index 8 requires offset of 64 ADD X9, X21, X9 STUR X9, [X22,#96]
```

LEGv8 D-format Instructions



- Load/store instructions
 - Rn: base register
 - o address: constant offset from contents of base register (-256 to 255)
 - Rt: destination (load) or source (store) register number
 - o op2 = "00"

Branch Operations

Branch to a labeled instruction if a **condition** is true. Otherwise, continue sequentially:

- CBZ register, L1
 if (register == 0) branch to instruction labeled L1;
- CBNZ register, L1
 if (register != 0) branch to instruction labeled L1;

Branch **unconditionally** to instruction labeled L1:

B L1

Branch Addressing

• CB-type

CBNZ X19, Exit // go to Exit if X19 != 0

opcode	address	Rt
8 bits	19 bits	5 bits

B-type

B loop // go to loop

opcode	address	100
6 bits	26 bits	33.


Both addresses (n° instructions) are PC-relative New_PC = Current_PC + (n° instructions * 4)

Building a Datapath

Datapath


- Elements that process data and addresses in the CPU Registers, ALUs, mux's, memories...
- We will build a LEGv8 datapath incrementally Refining the overview design

Instruction Fetch




R-Format Instructions

- Read two register operands
- Perform arithmetic/logical operation
- Write register result



Load/Store Instructions (64 bits)


- Read register operands
- Calculate address using 9-bit offset (use ALU)
- Load: Read memory and update register
- Store: Write register value to memory



Branch Instruction (CBZ)

- Read register operand
- Compare operand
 - Use ALU and check Zero output
- Calculate target address
 - Sign-extend displacement
 - Shift left 2 places (word displacement)
- Add to PC

Branch Instruction (CBZ)



ALU Control


ALU used for

Load/Store: F = add


Branch: F = pass input b

o R-type: F depends on opcode

opcode	ALUOp	Operation	Opcode field	ALU function	ALU control
LDUR	00	load register	XXXXXXXXXX	add	0010
STUR	00	store register	XXXXXXXXXX	add	0010
CBZ	01	compare and branch on zero	XXXXXXXXXX	pass input b	0111
R-type	10	add	100000	add	0010
		subtract	100010	subtract	0110
		AND	100100	AND	0000
		ORR	100101	OR	0001




Datapath With Control




Setting of the control lines

Instruction	Reg2Loc	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	0	0	0	1	0	0	0	1	0
LDUR	X	1	1	1	1	0	0	0	0
STUR	1	1	X	0	0	1	0	0	0
CBZ	1	0	X	0	0	0	1	0	1

R-Type Instruction



Load Instruction



CBZ Instruction

