


| Table of Contents | |
|-------------------|-------------------------|
| 2 | Notes and Block Diagram |
| 3 | S32K144 MCU |
| 4 | OpenSDA interface |
| 5 | Power Supply/SWD |
| 6 | I/O Headers |

| Revisions | | | |
|-----------|----------------------|-------------|-----------|
| Rev | Description | Date | Approved |
| XA | Initial Release | APR-13-2016 | O. Romero |
| A | Prototype Production | APR-14-2016 | O. Romero |
| AX1 | Development | AUG-16-2016 | O. Romero |
| B | 2nd Release | SEP-02-2016 | O. Romero |
| B1 | Update BOM | DEC-16-2016 | O. Romero |

S32K144EVB-Q100

| | | | |
|---|--|--|--------------|
|  | | Automotive Product Group 6501 William Cannon Drive West Austin, TX 78755-8598 | |
| <small>This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.</small> | | | |
| ICAP Classification: | | CP: | IUQ: PUBI: X |
| Designer: Oswaldo Romero | Drawing Title: S32K144EVB-Q100 | | |
| Drawn by: Oswaldo Romero | Page Title: TITLE PAGE | | |
| Approved: APPROVER | Size C | Document Number SCH-29248 PDF: SPF-29248 | Rev B1 |
| Date: Friday, December 16, 2016 | | Sheet 1 of 6 | |

1. Unless Otherwise Specified:

- All resistors are in ohms, 1% and 5 %
- All capacitors are in uF, 10% , 20 % and 5%
- All voltages are DC
- All polarized capacitors are aluminum electrolytic


2. Interrupted lines coded with the same letter or letter combinations are electrically connected.

3. Device type number is for reference only. The number varies with the manufacturer.


4. Special signal usage:

- _B Denotes - Active-Low Signal
- <> or [] Denotes - Vectored Signals

5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.



| | |
|--------------------------------------|---|
| ICAP Classification: CP: I/Q: PUB: X | |
| Drawing Title: S32K144EVB-Q100 | |
| Page Title: Notes and Block Diagram | |
| Size C | Document Number SCH-29248 PDF: SPF-29248 Rev B1 |
| Date: Friday, December 16, 2016 | Sheet 2 of 6 |




Drawing Title: **S32K144EVB-Q100**


Page Title: **S32K144 MCU**

| | | |
|-----------|---|--------------|
| Size C | Document Number SCH-29248 PDF: SPF-29248 | Rev B1 |
| Date: | Friday, December 16, 2016 | Sheet 3 of 6 |



OpenSDA Interface




OpenSDA INTERFACE JTAG CONNECTOR




PWR SWITCH
(To enable 5v from USB connector)

Isolation and level shift stage
(for 1.8 to 5V compatibility)

{For enablement purposes only}





NOTE:
PTA2 and PTA3 I2C via LP12C
PTE10 and PTE11 I2C via FLEXIO






NOTE: J2-15.
R134, place it by default for extra
GPIO/PWM.
R135, place it and remove R134 to have
CMP functionality.

NOTE: J2-13.
R133, place it by default for extra
GPIO/PWM.
R135, place it and remove R133 to have
CMP functionality.

NOTE:
J1, J2, J3 and J4: Arduino UNO
compatible headers.
J5 and J6: Arduino Mega
compatible headers.

NOTE: J4-9, J4-11
R146, and R147 placed by default,
remove and place R544 and R543 for
I2C functionality with FLEXIO or
place PTA2 and PTA3 for LP12C.

Note J5-1:
R167 place it by default for
ADC channel.
R168 place it and remove R167
when using FSL BLDC shield.
Note J5-3:
R165 place it by default for
ADC channel.
R166 place it and remove R165
when using FSL BLDC shield.



| | | | |
|--------------------------------------|--|--------|--|
| | | | |
| ICAP Classification: CP: IVO: PUB: X | | | |
| Drawing Title: S32K144EV-B-Q100 | | | |
| Page Title: I/O Headers | | | |
| Size C | Document Number SCH-29246 PDF: SPF-29246 | Rev B1 | |
| Date: Friday, December 16, 2016 | Sheet 6 of 6 | | |