04-counter

My repository

My git - Tomáš Kříčka, 223283

Pushbuttons table

Time interval	Number of clk periods	Number of clk periods in hex	Number of clk periods in binary
2 ms	200 000	x"3_0d40"	b"0011_0000_1101_0100_0000"
4 ms	400 000	x"6_1a80"	b"0110_0001_1010_1000_0000"
10 ms	1 000 000	x"f_4240"	b"1111_0100_0010_0100_0000"
250 ms	25 000 000	x"17d_7840"	b"0001_0111_1101_0111_1000_0100_0000"
500 ms	50 000 000	x"2fa_f080"	b"0010_1111_1010_1111_0000_1000_0000"
1 sec	100 000 000	x"5f5_e100"	b"0101_1111_0101_1110_0001_0000_0000"

Times table

Output pins	FPGA pin	FPGA package pin
BTNL	IO_L12P_T1_MRCC_14	P17
BTNR	IO_L10N_T1_D15_14	M17
BTNU	IO_L4N_T0_D05_14	M18
BTND	IO_L9N_T1_DQS_D13_14	P18
BTNC	IO_L9P_T1_DQS_14	N17

2. Bidirectional counter

VHDL code p_cnt_down

```
p_cnt_up_down : process(clk)
begin
  if rising_edge(clk) then

if (reset = '1') then -- Synchronous reset
```


VHDL code p_reset and p_stimulus

```
p_reset_gen : process
   begin
       s_reset <= '0';</pre>
       wait for 12 ns;
       -- Reset activated
       s reset <= '1';
       wait for 43 ns;
       s_reset <= '0';</pre>
       wait;
   end process p_reset_gen;
   -- Data generation process
                             _____
   p_stimulus : process
   begin
       report "Stimulus process started" severity note;
       -- Enable counting
       s_en <= '1';
       -- Change counter direction
       s_cnt_up <= '1';
       wait for 380 ns;
       s_cnt_up <= '0';
       wait for 220 ns;
```

```
-- Disable counting
s_en <= '0';

report "Stimulus process finished" severity note;
wait;
end process p_stimulus;
```

Waweforms



3. Top level


VHDL code of top.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity top is
    Port (
           CLK100MHZ : in STD_LOGIC;
                      : in STD_LOGIC_VECTOR (1 - 1 downto 0);
           LED
                      : out STD_LOGIC_VECTOR (4 - 1 downto 0);
          CA
                      : out STD_LOGIC);
                       : out STD_LOGIC);
          CB
          CC
                      : out STD_LOGIC);
          CD
                      : out STD_LOGIC);
          CE
                      : out STD_LOGIC);
          CF
                      : out STD_LOGIC);
                       : out STD_LOGIC);
          CG
                    : out STD LOGIC VECTOR (8 - 1 downto 0);
          ΑN
end top;
-- Architecture body for top level
architecture Behavioral of top is
    -- Internal clock enable
   signal s_en : std_logic;
    -- Internal counter
```

```
signal s_cnt : std_logic_vector(4 - 1 downto 0);
begin
    -- Instance (copy) of clock_enable entity
    clk_en0 : entity work.clock_enable
        generic map(
            --- WRITE YOUR CODE HERE
            g_MAX => 100000000
        )
        port map(
            --- WRITE YOUR CODE HERE
            clk => CLK100MHZ,
            reset => BTNC,
            ce_o => s_en
        );
    -- Instance (copy) of cnt_up_down entity
    bin_cnt0 : entity work.cnt_up_down
        generic map(
            --- WRITE YOUR CODE HERE
            g_CNT_WIDTH => 4
        )
        port map(
            --- WRITE YOUR CODE HERE
            clk => CLK100MHZ,
            reset => BTNC,
            en_i => s_en,
            cnt_up_i \implies SW(0),
            cnt_o => s_cnt
        );
    -- Display input value on LEDs
    LED(3 downto ∅) <= s_cnt;
    -- Instance (copy) of hex_7seg entity
    hex2seg : entity work.hex_7seg
        port map(
            hex_i => s_cnt,
            seg_o(6) \Rightarrow CA,
            seg_o(5) \Rightarrow CB
            seg o(4) \Rightarrow CC,
            seg_o(3) \Rightarrow CD,
            seg_o(2) \Rightarrow CE,
            seg_o(1) \Rightarrow CF,
            seg_o(0) \Rightarrow CG
        );
    -- Connect one common anode to 3.3V
    AN <= b"1111_1110";
```

Bidirectional counter for 4 bit and 16 bit

Counter for 16bit is not connected to the disply, because I would have to add new 7 segment display.



Secret_meme