# **AMD 80C287**

### 80-Bit CMOS Numeric Processor

# Advanced Micro Devices

#### DISTINCTIVE CHARACTERISTICS

- Pin compatible and functionally equivalent to the Intel 80287
- High-performance CMOS process yields 10-MHz, 12-MHz, and 16-MHz speed grades
- Available in space-saving 44-pin PLCC as well as 40-pin DIP
- 80-bit numeric accelerator for 80C286 and 80286-based systems
- Compatible with IEEE floating-point standard 754
- Static CMOS design does not require a minimum clock rate, resulting in significantly lower power dissipation
- Performs single-, double-, and extendedprecision floating-point, as well as word, short, and long integer and 18-digit BCD conversions
- Adds trigonometric, logarithmic, exponential, and arithmetic instructions to the 80C286 instruction set

### **GENERAL DESCRIPTION**

The 80C287 is implemented in AMD's advanced static CMOS process that allows for significantly higher speeds at a much lower power dissipation than traditional NMOS versions or standard CMOS. Functionally equivalent to the Intel 80287, the 80C287 is a high-performance arithmetic processor that expands the 80C286 instruction set with floating-point instructions including transcendentals, and integer and

BCD conversions. The floating-point operations comply with the IEEE Standard 754. The device is available in 8-, 10-, 12-, and 16-MHz speed grades and is provided in 44-pin PLCC and 40-pin DIP packages. When coupled with the 80C286, the 80C287 provides a complete solution for high-performance numeric processing applications.

Publication #

Issue Date: June 1989

Amendment


#### **BLOCK DIAGRAM** Numeric Execution Unit **Bus Interface Unit** Instruction Address Operand Address Exponent Control Word Status Word t 16 Shifter Tag Word Data -В Instruction Arithmetic Unit 16 Addressf Unit Control-64 16 Register Stack 80 Bits 11671-001A

**AMD 80C287** 

### CONNECTION DIAGRAM

DIP

**PLCC** 



Pin 1 is marked for orientation.

11671-002A

#### PIN DESCRIPTION

### **BUSY Busy Status (Output; Active Low)**

A LOW level indicates that the 80C287 is currently executing a command.

#### CKM Clock Mode Signal (Input)

When CKM is HIGH, the CLK is used directly. When CKM is LOW, CLK is divided by three. This input must be either HIGH or LOW 20 CLK cycles before RESET goes LOW.

### CLK Clock (Input)

Provides timing for 80C287 operations.

### CMD, CMD, Command Lines (Input)

CMD, and CMD, along with select inputs, allow the CPU to direct the 80C287 operations. These inputs are timed relative to the read and write strobes.

#### D<sub>15</sub>-D<sub>0</sub> Data (Input/Output)

Bidirectional data bus. These inputs are timed relative to the read and write strobes

#### **ERROR** Error Status (Output; Active Low)

Reflects the error summary status bit of the status word. A LOW level indicates that an unmasked exception condition exists.

#### NPRD Numeric Processor Read (Input; Active Low)

A LOW level enables transfer of data from the 80C287. This input may be asynchronous to the 80C287 clock.

### NPS, NPS, Numeric Processor Selects (Input)

Indicates the CPU is transferring data to and from the 80C287. Asserting both signals (NPS, LOW and NPS, HIGH) enables the 80C287 to transfer floating-point data or instructions. No data transfers involving the 80C287 will occur unless the 80C287 is selected via NPS, and NPS, These inputs are timed relative to the read and write strobes.

#### NPWR Numeric Processor Write (Input; Active Low)

A LOW level enables transfer of data from the 80C287. This input may be asynchronous to the 80C287 clock.

#### PEACK Processor Extension Acknowledge (Input; Active Low)

A LOW level indicates that the request signal (PEREQ) has been recognized. PEACK causes the request (PEREQ) to be withdrawn when no more transfers are required. PEACK may be asynchronous to the 80C287 clock.

#### PEREQ Processor Extension Request (Output)

A HIGH level indicates that the 80C287 is ready to transfer data. PEREQ will be disabled upon assertion of PEACK or upon actual data transfer, whichever occurs first, when no more transfers are required.

### RESET System Reset (Input)

Reset causes the 80C287 to immediately terminate its present activity and enter a dormant state. Reset must be HIGH for more than four CLK cycles. For proper initialization the HIGH-LOW transition must occur no sooner than 50  $\mu s$  after  $V_{CC}$  and CLK meet their DC and AC specifications.

### V<sub>CC</sub> +5 V Supply (Input)

### V<sub>SS</sub> System Ground (Input)


Both pins must be connected to ground.

#### ORDERING INFORMATION

#### **Commodity Products**

AMD products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- a. Temperature Range
- b. Package Type
- c. Device Number
- d. Speed Option (if applicable)
- e. Optional Processing



Valid 0	Combination
	80C287-16
	80C287-12
D, N, P	80C287-10
	80C287-8

#### Valid Combination

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released valid combinations.

1-206 **AMD 80C287** 

### SIMPLIFIED FUNCTIONAL DESCRIPTION

The 80C287 is internally divided into two basic processing units; the numeric execution unit, and the bus interface unit as shown in the block diagram. The numeric execution unit performs numeric instructions. The bus interface unit receives and decodes instructions, executes processor control instructions, and requests operands transfers to and from memory. The 80C286 may execute non-numeric instruction concurrently with numeric instruction executed on the 80C287. Synchronization and error recognition occurs when the next numeric instruction is decoded by the 80C286.

#### The Numeric Execution Unit

The numeric execution data path is 80 bits wide. All operands are converted to the internal 80-bit format before use. These instructions include arithmetic, transcendental, constant, and data transfer instructions.

### The Bus Interface Unit

The bus interface unit decodes the ESC instruction executed by the 80C286. The signal BUSY is activated for 80C286/80C287 synchronization and the signal ERROR is activated for error detection. BUSY is activated when an instruction is transferred and deactivated when the instruction completes. ERROR will be asserted if an error has occurred when BUSY is deactivated.

The signals PEREQ, PEACK, NPRD, NPWR, NPS, CMD, CMD, and NPS<sub>2</sub> control data transfers between the 80C287 and the 80C286. The 80C286 performs the actual data transfer with memory.

### The Register Stack

The register stack contains eight 80-bit data registers, organized as a push down stack. Operations are performed on the stack top, between the stack top and another register, or between the stack top and memory.

### System Configuration with 80C286

A simplified block diagram of the 80C287 interface to a 80C286 CPU is shown in Figure 1. The 80C287 can operate concurrently with the host CPU. The signals PEREQ, PEACK, BUSY, NPRD, NPWR, CMD<sub>0</sub>, and CMD<sub>1</sub> allow the 80C287 to receive instructions and data from the 80C286. Detection of errors are indicated to the CPU by asserting the signal ERROR. The address decode logic, bus control and timing logic is shown in this implementation using AMD PAL® devices but may also be accomplished using standard chip sets.

The 80C287 operates either directly from the CPU clock or with a dedicated clock. The 80C287 functions at two-thirds the frequency of the 80C286 when operating with the CPU clock (i.e., for a 16-MHz 80C286, the 32-MHz clock is divided down to 10.6 MHz).




Figure 1. 80C286/80C287 Simplified System Configuration

11671-003A

1-208 AMD 80C287

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature65 to +15	50° C
Ambient Temperature Under Bias55 to +12	25° C
Supply Voltage to Ground Potential	
Continuous1.0 to +	7.0 V
DC Voltage Applied to Outputs	
for HIGH Output State0.3 V to + V <sub>CC</sub> + DC Input Voltage0.3 to V <sub>CC</sub> + DC Output Current, into LOW Outputs	0.3 V
DC Input Voltage0.3 to V <sub>CC</sub> +	0.3 V
DC Output Current, into LOW Outputs3	0 mA
DC Input Current10 to +1	0 mA
Power Dissipation (max.)	1.5 W

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect devices reliability.

### **OPERATING RANGES**

Commercial (C) Devices	
Temperature, Ambient (T <sub>A</sub> )	0 to +70°C
(also meets 0 to 100°C Case Tell laptop requirements)	mperature (T <sub>c</sub> ) for
Supply Voltage (V <sub>CC</sub> )	+4.75 to +5.25 V
Operating ranges define those limit functionality of the device is guarantee	s between which the

**DC CHARACTERISTICS** over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test	Min.	Max.	Unit	
V <sub>ОН</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OH</sub> = -0.4 mA	2.4		٧
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min. V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	I <sub>OL</sub> = 3 mA		0.45	
V <sub>IH</sub>	Guaranteed Input Logical HIGH Voltage (see note below)			2.0	V <sub>CC</sub> +0.5	٧
V <sub>IL</sub>	Guaranteed Input Logical LOW Voltage (see note below)		(O)	-0.5	0.8	٧
V <sub>IHC</sub>	Clock Input HIGH Voltage CKM = 1			2.0	V <sub>CC</sub> +1.0	v
	CKM = 0			3.8	V <sub>CC</sub> +1.0	٧
V <sub>ILC</sub>	Clock Input Low Voltage  CKM = 1  CKM = 0			-0.5 -0.5	0.8 0.6	V V
l <sub>Li</sub>	Input Leakage Current	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			±10	μА
I <sub>ozh</sub>	Off-State (HIGH Imp date) Output Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 2	.4 V		10	μА
l <sub>ozL</sub>	Off-State (HIGH Inpudance) Output Current	V <sub>CC</sub> = Max., V <sub>O</sub> = 0	.45 V		-10	μА
Icco	Power Sapely Current, Operating	V <sub>cc</sub> <b>=</b> Max. 10 mA/MHz Outputs Unloaded			Z	
Iccs	Power Supply Current, Static	V <sub>cc</sub> = Max., V <sub>IN</sub> -V	<sub>cc</sub> or GND, I <sub>ο</sub> = ΟμΑ		5 mA	

Note: These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not functionally tested).

1-209

### SWITCHING CHARACTERISTICS over COMMERCIAL operating range

	į į				1
No.	Parameter Description	Test Conditions	Min.	Max.	Un
1	Clock Period				
	CLM = 1		125		ns
	CLM = 0		50		ns
2	Clock LOW Time				
	CLM = 1		68		กร
	CLM = 0		15		ns
3	Clock HIGH Time				<del> </del>
	CLM = 1		43		n
	CLM = 0		20		n
4	Clock Rise Time	4		10	n
5	Clock Fall Time			10	n
6	Data Setup to			1	<u> </u>
•	NPWR Inactive		75		n
7	Data Hold from		1.0		† · · ·
•	NPWR Inactive		18		n
8	NPWR, NPRD				
•	Active Time		90	<u> </u>	n
9	Command Valid	Nanco Intornation	70	1	<u> </u>
-	Setup Time		0	1	n
10	PEREQ Active to				† <del></del>
	NPRD Active		130	1	n
11	PEACK Active Time		85		n
12	PEACK Inactive Time		250		n
13	PEACK Inactive to		200	<b> </b>	
	NPRD, NPWR Inactive		40	<del> </del>	_ n
14	NPRD, NPWR Inactive		40	<del>                                     </del>	"
17	to PEACK Active	•	-30	<del> </del>	n
15	Command Valid	C.	_30		<del>  "</del>
.5	Hold Time		30		n:
16	PEACK Active Setup		30		1 0
10	to NPRD, NPWR		40	· ·	n
17	NPRD, NPWR to		40	<u> </u>	<del>  113</del>
''	CLK Setup		70	<del>                                     </del>	<del>  _</del>
18	NPRD, NPWR CLK Hold	~\$ <i>(</i> )*	45	<del> </del>	<u>n</u>
19	RESET to CLK Setup		45	<del> </del>	n
20	RESET from CLK Hold		20	<b>-</b>	n
21	NPRD Inactive to		20	ł	n:
21	Deta Float		-	05	<del> </del>
22	Data Float  NPRD Active to		-	35	n
~~	100		_		<del> </del>
23	Data Valid		-	60	n
23	ERROR Active to		100	<del> </del>	+
0.4	BUSY Inactive		100	<del> </del>	n:
24	NPWR, Active to		<b>—</b>	100	<del> </del>
05	BUSY Active		<b>—</b>	100	n:
25	PEACK Active to		ļ	467	
	PEREQ Inactive			127	n:
26	NPRD, NPWR Active to				
	PEREQ Inactive		<b></b>	100	n:
27	Command Inactive Time		<u> </u>		
	Write to Write		<b>_</b>	ļ <u>-</u>	n:
	Read to Read		ļ	ļ	n:
	Write to Read			<b></b>	n:
	Read to Write		ļ		n:
28	Data Hold from Time		ļ		<u> </u>
	NPRD Inactive		1	i	ns


1-210

AMD 80C287


# SWITCHING CHARACTERISTICS over COMMERCIAL operating range (continued)

No.			80C287-10		80C28	37-12	80C287-16		]
	Parameter Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Uni
1	Clock Period								
'	CLM = 1		100		80		62.5		ns
	CLM = 0		40		35		30		ns
2	Clock LOW Time		1						
2			62		50		37		ns
	CLM = 1	*	18		13		8		ns
	CLM = 0		10		- 13				
3	Clock HIGH Time		28		22		17		ns
	CLM = 1		18		13	t	12		ns
	CLM = 0		'0	10	13	8	14	4	ns
4	Clock Rise Time			10	<del> </del>		<del>                                     </del>	4	ns
5	Clock Fall Time			10_	<del>                                     </del>				113
6	Data Setup to				75	1	60	<del> </del>	ns
	NPWR Inactive		75		75		60	<del>                                     </del>	118
7	Data Hold from				*	Drawell .	1	<del></del>	
	NPWR Inactive		18			A STATE OF THE PARTY OF THE PAR	10		ns
8	NPWR, NPRD		-		100	*	<del> </del>		<b>.</b>
	Active Time		90	4	70	<del> </del>	50	<u> </u>	ns
9	Command Valid		-	- Files			<del> </del>		-
	Setup Time		0		0		0	-	ns
10	PEREQ Active to				198		<del> </del>		-
	NPRD Active		100		80	<b></b>	62		ns
11	PEACK Active Time		60		50		36	-	ns
12	PEACK Inactive Time		200	_	160		125	ļ	ns
13	PEACK Inactive to			<i>F.</i>	<u> </u>				
	NPRD, NPWR Inactive		10		32		25		ns
14	NPRD, NPWR Inactive	.4							
	to PEACK Active	4.4	-30		-30		-30		n:
15	Command Valid			İ	<u> </u>				<u> </u>
	Hold Time	•	22		18		15		ns
16	PEACK Active Setup	FY.							
	to NPRD, NPWR		40		30		30		ns
17	NPRD, NPWR to								
• •	CLK Setup		53		40		30		ns
18	NPRD, NPWR CLK Hold		37		29		22		n
19	RESET to CLK Setup		20		20		20		n
20	RESET from CLK Hold		20		20		20		n
21	NPRD Inactive to	. <b>.</b>	x	<u> </u>	T				
21	Alfra.			21	1	17		13	n
	Data Float				1				
22	NPRD Active to			60		50		40	n
	Data Valid			1 00	<del>                                     </del>	1 30		T	1
23	ERROR Active to		100	<del>                                     </del>	100	+	100		n
	BUSY Inactive		100	<del> </del>	100	+	100	-	<del>  "</del>
24	NPWR, Active to			100	+	90	+	60	n
	BUSY Active			100	<del> </del>	80	+	- 60	+ "
25	PEACK Active to			100	+	80		60	n
	PEREQ Inactive			100	+	80		60	+ "
26	NPRD, NPWR Active to					+			+
	PEREQ Inactive			100	+	80	-	60	n
27	Command Inactive Time			+	+	+	+		-
	Write to Write		75	-	60		50		<u> </u>
	Read to Read		75_	1	60		50		l n
	Write to Read		75		60		50		<u> </u>
	Read to Write	]	75		60		50	-	<u>n</u>
28	Data Hold from Time				1				1
	NPRD Inactive	1	3		1	1	1	1	] n


**AMD 80C287** 



AC Drive and Measurement Points—CLK Input



AC Setup, Hold and Delay Time Measurement—General




**AC Test Loading on Outputs** 


11959-004

1-212

### **SWITCHING WAVEFORMS (continued)**




Read Timing From 80C287




Write Timing From 80C287

### **SWITCHING WAVEFORMS (continued)**




Data Channel Timing (initiated by 80C287)

11959-006A



**Error Output Timing** 




Clk, Reset Timing (Ckm = 1)


NOTE: Reset, NPWR, NPRD are inputs asynchronous to CLK. Timing requirements above are given for testing purposes only, to assure recognition at a specific CLK edge.

1-214 AMD 80C287


### **SWITCHING WAVEFORMS (continued)**



CLK, NPRD, NPWR Timing (CKM = 1)



CLK, RESET Timing (CKM = 0)



CLK, NPRD, NPWR Timing (CKM = 0)

11959-008A