Active Delay Line

• 14 Pin Package • TTL and DTL Compatible • 5 Taps Output



Specifications:

: ±5% or 2ns Delay tolerance

whichever is greater

: 4ns max. • Rise time • Temp. coefficient

: 100 ppm/°C

Operating Temp. Range: −0°C to 70°C

 $(-55^{\circ}C \text{ to } + 125^{\circ}C$

on request)

Minimum Pulse Width : 40% of total delay

: 5Vpc ±5% Supply Voltage • Logic 1 Input current : 50 UA max. ∴ −2 mA max. • Logic 0 Input current : min 2.75V • Logic 1 Output ; max. 0.4V • Logic 0 Output : 20/TAP max. • Logic 1 Fan out : 10/TAP max. Logic 0 Fan out : 375 mW max. Power Dissipation

Test Conditions:

 Input pulse voltage : 3.2V

: 1.2 * total delay • Input pulse width 2 * total delay · Input pulse spacing

2 ns • Input pulse rise time:

: 0.75V to 2.4V • Rise time


: @1.5V level • Time delay measured


@Vcc = 5.0V, Ta = 25°C· All measurement

Features:

- Schottky TTL interface
- Low power schottky available named "31AL-5xxx" series
- Both Leading and Trailing edge available under request named "31B-5xxx" series
- Ceramic IC meet MIL-STD 883 level B available named "31AM-5xxx" series

PART NO.	TOTAL DELAY (ns)	TAP (ns)
31A-5250	25	5
31A-5500	50	10
31A-5750	75	15
31A-5101	100	20
31A-5125	125	25
31A-5151	150	30
31A-5201	200	40
31A-5251	250	50
31A-5301	300	60
31A-5401	400	80
31A-5501	500	100





Unit: Inch