M402101BP

4×8 CROSSPOINT SWITCH WITH CONTROL MEMORY

DESCRIPTION

The M402101B is a semiconductor integrated circuit consisting of a 4×8 cross point switch capable of selecting 32 analog switches with 5 address inputs as well as 2 types of control signals.

FEATURES


- Internal control latch circuit
- Internal level- shifter circuit
- Good crosstalk characteristics -100dB (@f=3kHz)
- Low on-state resistance 60Ω typical (@V_{DD}=15V)
- High off-state resistance more than $10^9 \Omega$ typ.
- Excellent transfer linearity Distortion 0.05% typ. $(@R_L=1k\Omega, V_{DD}=5V, V_{SS}=-5V)$
- 5V control logic

APPLICATION


Line switching of telephone and communication equipments.

FUNCTIONAL DESCRIPTION

The input address signals (A. B. C. D. E) are five-bit binary coded. When the STROBE input is high, the switch that corresponds to the value of the input address signals is selected. If, at this time, the DATA IN input is high, the switch is turned on and until DATA IN is pulled lowardfitheheed. nals by 5V control logic signals.



DATA IN is low, the switch is turned off and becomes in high-impedance state. When the STROBE becomes low, any of the switch conditions are not changed. The internal level-shifter makes possible to handle 15Vp-p analog sig-




FUNCTION TABLE (Note: 1)

			0		1		2		3		4		5		6		7		8			3	10	3	31
	Α	Х	Ļ	L	Н	Н	L	L	Н	Н	L	Ļ	н	Н	L	L	Н	Н	L	L		L	L	н	н
-	В	X	L	L	L	L	H	Н	Н	Н	L	L	L	L	Н	н	н	н	L	٠ ٢	•••	н	Н	Н	н
Ē	С	X	Ļ	L	·L	L	L	L	L	L	Н	н	н	н	н	· H	н	н	L	L		H	н	н	н
ē	D	Х	L	L	L	L	L	L.	L	L	L	L	L	L	L	L	L	L	н	н	•••	н	н	н	н
Control input	E	Х	L	L	L	L	L	Ļ	L	L	L	L	L	L	L	L	L	L	L	L		н	н	н	н
	STROBE	L	Н	Н	Н	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	н	Н	н	н	Н		Н	н	Н	Н
	DATA IN	X	L	н	L	н	L	Н	L	Н	L	. н	L	н	L	Н	L	н	L	н		L	н	L,	н
	0 X0Y0	NC	OFF	ON	←							·													NC.
	1 X1Y0	NC		-	OFF	ON	←																		NC
	2 X2Y0	NC					OFF	ON	-																NC
	3 X3Y0	NC				<u> </u>			OFF	ON	•														NC
	4 X0Y1	NC					,			-	OFF	ON	◄												NC
	5 X1Y1	NC										-	OFF	ON	←										NC
1	6 X2Y1	NC													OFF	ON	•								NC
1	7 X3Y1	NC														-	OFF	ON	-						NC
	8 X0Y2	NC																	OFF	ON	—				NC
	÷	:	:	÷	÷	:	÷	:	:	:	÷	÷	;	÷	:		:	:	:	÷	;	:	÷	:	: 1
	30 X2Y7	NC																				OFF	ON	•	NC
	31 X3Y7	NC																					→	OFF	ON

Note 1 : X : Irrelevant

ON: Low impedance between $X_i-Y_j (i=0\sim 3, j=0\sim 7)$ OFF: High impedance between $X_j-Y_j (i=0\sim 3, j=0\sim 7)$ NC: No change and previous state is maintained.

OPERATING TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS ($\tau_a = -40 \sim +85 \,^{\circ}$ C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage 1		-0.5~20	V
V _{CC}	Supply voltage 2		-0.5~20	V
V _{DD} -V _{CC}	Supply voltage 1-supply voltage 2		-0.5~20	V
Vı	Input voltage	A~E, STROBE, DATA IN	V _{ss} -0.5~V _{DD} +0.5	V
V _I	Input voltage	X ₀ ~X ₃ , Y ₀ ~Y ₇	V _{ss} 0.5~V _{DD} +0.5	V
V _{I/O}	On-state voltage diffrence between input and output	X ₀ ~X ₃ , Y ₀ ~Y ₇	+0.5	v
Vo	Output voltage	X ₀ ~X ₃ , Y ₀ ~Y ₇	-0.5~V _{cc} +0.5	٧
l _l	Input current	A~E, STROBE, DATA IN	±10	mA
I _{1/0}	Input Output current	X ₀ ~X ₃ /Y ₀ ~Y ₇ (Switch off)	±10	mA
Tstg	Storage temperature		-65~+150	ဗ

RECOMMENDED OPERATING CONDITIONS

Cumbal	Parameter		Limits		Limit
Symbol	rarameter	Min	Тур	Max	Unit
V _{DĐ}	Supply voltage 1	Vcc	15	18	٧
V _{CC}	Supply voltage 2	4.5	5	5.5	٧
Vi	Input voltage (A~E, STROBE, DATA IN)	Vss		Vcc	٧
V _I	Input voltage (X ₀ ~X ₃ , Y ₀ ~Y ₇)	Vss		V _{DD}	٧
Vo	Output voltage (X ₀ ~X ₃ , Y ₀ ~Y ₇)	Vss		V _{DD}	٧
Topr	Operating free air temperature range	-40		+85	ပ္

ELECTRICAL CHARACTERISTICS (Vcc=5V)

						Limits		i		
Symbol	Parameter	Test conditions		25℃		−40 ~	+85℃	Unit		
		V _{DD} (V)			Тур	Max	Min	Max		
	High-level input voltage	Switch on	5	4.0			4.0			
V _{IH}	/A~E, STROBE,\		10	3.5	ļ		3. 5	}	V	
	(DATA IN	Ron < Ron MAX Switch off	15	3.5]		3, 5			
	Low-level input voltage	IL<0.2µA	5			1.5		1.5	5 V 5 Ω	
VIL	(A~E, STROBE,\	V _{cc} =5V	10			1.5		1.5		
	DATA IN	V _{CC} =5V	15			1.5		1.5		
	On-resistance	1	5		170	650		820		
Ron	(Test circuit 1)	$V_i = \frac{V_{DD} - V_{SS}}{2}$	10		75	150		185	Ω	
	(Test circuit 1)		15		60	100		130		
	On-resistance difference		5		16					
⊿Ron	(between 2 switches)	$V_i = \frac{V_{DD} - V_{SS}}{2}$	10		17	ļ		i l	Ω	
	of the 32 switches		15		17	1				
lo	Output off-leak current	Switch off	18			±0.3		±1.0	μΑ	
			5			10		150		
	Quiescent supply current	V,=VDD, VSS	10		1	20		300		
IDD	(per package)		15			40		600	v v	
		V _i =3.5, 1.5V(Note 2)	15		2.2					
	High-level input current	V _{CC} =6V	18		I	0.3		1.0		
ЦН	(A~E, ST, DI)	V _{IH} =6V	10			0.3		1.0	μΑ	
	High-level input voltage	V _{CC} =6V	=6V 18			-0.3		-1.0		
I _{IL}	(A~E, ST, DI)	V _{IL} =0V	16			-0.3		-1.0	μΑ	

Note 2: Only one input is set to this value and all other inputs are tied to V_{CC} or GND.


SWITCHING CHARACTERISTICS (Vcc=5V)

Symbol	Parameter	Test conditions	14.60	1		Limits		Un
	· ·	R _L =1kΩ	V _{SS} (V)	V _{DD} (V)	Min	Тур	Max	ļ
f _{max} (I/O)	Maximum frequency	Test circuit 2	— 5	5		50		МН
		R _L =1kΩ	0	5	0.6	5		
fmax	Maximum control frequency	C _L =50pF	0	10	1.6	10	1	MH
		Test circuit 3	0	15	2.5	11		
			0	5		15	60	T
t _{PLH}	Low- to high-level and	R _L =10kΩ	0	10		7	30	n
	high- to low-level output	C _L =50pF	0	15		6	20	ļ
	propagation time	Test circuit 4	0	5		10	60	
t _{PHL}	(Xn/Yn—Yn/Xn)	1551 5.754.17	0	10		6	30	n
			0	15		5	20	l
. 1	High-level output disable time	-	0	5		200	530	
t _{PHZ}	(STROBE-Yn/Xn)	R _L =1kΩ	0	10		115	370	n:
		C _L =50pF	0	15		100	340	ļ
	High-level output enable time	Test circuit 5	0	5		180	800	
PZH	(STROBE-Yn/Xn)	, Joseph Gill Balle G	0	10		95	450	n
			0	15		80	360	ĺ
Ì			0	5		125	620	
l _{PZH}	High-level, low-level	R _L =1kΩ	0	10		80	440	n:
	output enable time	C _L =50pF	0	15	_	70	400	
	(DATA IN-Yn/Xn)	Test circuit 6	0	5		130	620	
t _{PZL}	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Tost broak o	0	10		80	440	ns
			0	15		70	400	
	High-level output disable time	ĺ	0	5		140	620 440 400 620 440 400 1070 720 520	
PHZ	(A~E—Yn/Xn)	$R_L = 1k\Omega$	0	10		80	720	ns
		C ₁ =50pF	-0	15		75	520	
İ	High-level output enable time	Test circuit 7taSheet4U.com	0	5		125	900	
PZH	(A~E—Yn/Xn)	reat cinculataSneet4U.com	0	10		65	470	ns
			0	15		60	380	
		$R_L=1k\Omega$						
- 1	Sinewave distortion	f _i =1kHz	— 5	5		0.05	1	%
		Test circuit 2						
	Feedthrough	R _L =1kΩ	-5	5				
	(switch off)	Test circuit 8	_5	9		80		dE
_	Crosstalk	R _L =10kΩ	0	(Note: 5)		150	•	
		Test circuit 9		10		150		m\
		R _L =1kΩ (Note: 3) —5	5	Ī	1.5	,	МН
-	Crosstalk frequency	SW(A)=on, SW(B)=off						
		Test circuit 10 (Note: 4		5		0.1		kH:
	Industrial and a state of the s	A~E, STROBE, DATA IN, RE				5	7.5	ρF
۱ ا	Input capacitance	Signal input	Xn			75		pF
37 07			Yn			48		μr
CX _n /Y _n	Input/output capacitance				\neg	0.6		рF

Note 3: $20 \cdot \log \frac{V_0(B)}{V_1(A)} = -40 dB$, Note 4: $20 \cdot \log \frac{V_0(B)}{V_1(A)} = -110 dB$, Note 5: $V_{cc} = 10 V_{cc} = 10 V$

TIMING REQUIREMENT (Vcc=5V, Vss=0V)


Symbol	Parameter	Test conditions			Limits			
		- Test Conditions	$V_{DD}(V)$	Min	Тур	Max	Unit	
	1	· 135						
t _{w(st)}	(ST) Strobe pulse width		10	240	60		ns	
			15	190	45			
			5	280	70	7		
tsu	Data setup time before A~E, STROBE		10	140	35		ns	
			15	190 45 280 70 140 35 120 25 420 60				
	}		5	420			-	
th	Data setup time before A∼E, STROBE		10	280	35	1	ns	
			15	180	25	ļ		



 $R_{ON}=10 \times \frac{(V_i-V_O)}{V_O} (k\Omega)$

★Only one switch is on.
See function table for conditions of address inputs A through E.


2 Maximum frequency (f_{max}(I/O)) sinewave distortion




With an input sinewave of $+2.5V_{P.P.}$ f_{max}(I/O) is equal to frequency (f₁) when $20 \cdot log_{10} V_O/V_1 = -3dB$.

See function table for conditions of address inputs A through E.

Maximum control frequency (fmax(C_{IN}))




Low- to high-level and high- to low-level output propagation time (Xn/Yn-Yn/Xn)




Timing diagram

3





Timing diagram



See function table for conditions of address inputs A through ${\sf E}.$


 $f_{\mbox{max}}(C_{\mbox{\scriptsize IN}})$ is the value of f_1 when output amplitude reaches half the value of its original value at the time the input frequency $f_1=1\mbox{kHz}.$ See function table for conditions of address inputs A through E.





TYPICAL CHARACTERISTICS


CROSSTALK-INPUT SIGNAL FREQUENCY



INPUT SIGNAL FREQUENCY (kHz)

R_{ON}-INPUT VOLTAGE (V₁-\frac{V_{DD}}{2}) (G) 400 (G)

FREQUENCY RESPONSE



INPUT SIGNAL FREQUENCY f(Hz)

