FEDEVEL Directory Template

This directory template helps you organize your documentation. It also helps engineers to generate high standards and consistent outputs.

Version 1.0, created by Robert Feranec

Download the complete template at http://www.fedevel.com/welldoneblog

Design Files

Regularly backed up directory for all your "work" files.

Place here the files you are working on, but have not been finished yet – all the documents, codes, schematics, PCBs,

Released Files

Keep this directory safe and regularly archive it.

Keep backup on different places.

Here is all your intellectual property collected for years. Don't lose it.


Work

These files can be located on your local computer.

Place here all the files, which can be downloaded from Internet. Backup is not necessary. Usually these files are very large or change frequently (e.g. software, datasheets, ...)

Why three main directories?

Simpler backup & easy permission control.



http://www.fedevel.com/welldoneblog/ Follow this procedure before releasing files. Confirm every action with your ONCE RELEASED: initials and date. IF ANY CHANGES NEEDS TO BE DONE, START THE PROCEDURE - NEVER EVER CHAGE THE FILES IN THESE DIRECTORIES! **Released Files** FROM BEGINNING! The procedure needs to be executed in order as defined - NEVER WORK IN THESE DIRECTOTRIES (do not open files directly here. Start from number 1 from these folders) 1) Right Click on the project -> Compile PCB project. I confirm, the project compiles with no errors: YourIntials [DAY-MONTH-YEAR] WHEN YOU START A NEW BOARD ISSUE, ALWAYS COPY AND USE Run Design -> Update PCB Document. I confirm, there are no differences between Schematic and PCB: YourIntials [DAY-MONTH-YEAR] FILES FROM THESE RELEASE DIRECTORIES AS YOUR STARTING Impedance. I confirm, I have updated and check track width/gap to match POINT AND THEN READ TODO file required impedance (e.g 55 OHMs): YourIntials [DAY-MONTH-YEAR] ClientName Polygon Action -> Repour All. I confirm, all polygons have been repoured: YourIntials [DAY-MONTH-YEAR] Run Tools -> Design Rule Check -> Run Design Rule Check. I confirm, I have Use the same Client name, Project name and checked Design Rule Output File: YourIntials [DAY-MONTH-YEAR] Version as in your Design Files directory Gerber check. I confirm. I have copied and visually checked gerber files Highlight differential placed in \PCB Manufacturing\Gerber Output\ YourIntials [DAY-MONTHpairs and Take YEAR1 screenshots of each ProjectName Other files. I confirm, I have copied and checked files placed in layer. Examples of subdirectories: YourIntials [DAY-MONTH-YEAR] naming screenshots: All the files needed for CPLD. EEPROMs, uController, BIOS, ... Place PCB DIFF100-L1.jpg Start file name with component stackup DIFF100-L3.jpg designator - the one where the information DIFF90-L1.jpg file needs to be stored e.g: Place here zip file of source Place Update Schematic Cover Page here. U5 - AMI BIOS 0ABVQ018 files, e.g copy and pack here following to RELEASED DD-MMM-YYYY **V1I1** U15 - Ethernet EEPROM 82574 files here: 3D directory from:! ALtium Place here PDF version of Why? If manufacturer SourceFiles\ ClientName\Pr step file, 3D schematic, if possible one for can not find a ojectName \V1I1 pdf each BOM variant. particular DIFF pair on one of the lavers, they will contact you. By providing them these screenshots, they can check it by Step 2 - Board Step 1 - PCB Step 6 - Source themselves. Step 3 - Firmware **Step 4 - 3D** Step 5 - Schematic Manufacturing **Assembly** Files Place following files here: - Mechanical Drawing (Board dimensions, holes position, ..) Layers with - TOP and BOTTOM Assembly Drawing (Component position with Reference Designator) - TOP and BOTTOM VIEW (shows board outline, assembly layer, TOP + BOTTOM layers) **NC Drill Output Gerber Output** Highlighted - Bill of Materials (grouped by component type) **Differential Pairs** - Component reference BOM (each component on one line: Designator, Description, Manufacturer 1, Manufacturer, Part Number 1, Package / Case, Supplier 1, Supplier Part Number 1) - Pick and Place - TOP and BOTTOM Layer + TOP and BOTTOM Paste Gerber Files (for stencil - if panel is done in a PCB house, ask them later Place here drill files and documents which Place here for the top/bottom layers and paste for the panel) explain it (e.g. for HDI PCB you can put here pdf - PDF 3D Model gerber files. showing drills for each layer pair)

