|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| SYNC\_GEN\_RESOLUTION | SYNC\_GEN\_RESOLUTION | 0X203000 | TD8-TD15 | 0x04000500 | RW |
| SYNC\_GEN\_SYNC\_WIDTH | SYNC\_GEN\_SYNC\_WIDTH | 0X203004 | TD0-TD31 | 0x00030016 | RW |
| SYNC\_GEN\_HPORCH | SYNC\_GEN\_HPORCH | 0X203008 | TD0-TD31 | 0x00200015 | RO |
| SYNC\_GEN\_VPORCH | SYNC\_GEN\_VPORCH | 0X20300C | TD0-TD31 | 0x00260001 | RO |
| EXTERNAL\_SYNC\_SELECT | EXTERNAL\_SYNC\_SELECT | 0X203010 | TD0-TD31 | 0x00000000 | RW |
| EXT\_SYNC\_EXIST | EXT\_SYNC\_EXIST | 0X203014 | TD0-TD31 | 0x00000000 | RO |
| EXT\_SYNC\_ERROR | EXT\_SYNC\_ERROR | 0X203018 | TD0-TD31 | 0x00000000 | RW |
| Time\_Tag\_960Hz | Time\_Tag\_960Hz\_LSB | 0X2030C0 | TD0-TD31 | 0x00000000 | RO |
| Time\_Tag\_960Hz | Time\_Tag\_960Hz\_MSB | 0X2030C4 | TD0-TD31 | 1 | RO |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| VCH\_Convert\_Mode | VCH\_Convert\_Mode | 0X300010 | TD0-TD31 | 0x7 | RW |
| VCH\_False\_Coloring | VCH\_False\_Coloring | 0X30003C | TD0-TD31 | 0x0000 | RW |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| VP\_version | VP\_version | 0X700100 | TD0-TD31 |  | RO |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| FPGA\_version | FPGA\_version\_minor | 0X940000 | TD0-TD7 |  | RO |
| FPGA\_version | FPGA\_version\_major | 0X940000 | TD8-TD15 |  | RO |
| MUXBUS\_XX\_MULTI\_RT | MUXBUS\_RT\_DISABLE\_BIST | 0X94003C | TD0 | 0x00 | RW |
| MUXBUS\_XX\_MULTI\_RT | MUXBUS\_BM\_DISABLE\_BIST | 0X94003C | TD1 | 0x0 | RW |

|  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- |
|  |  |  |  |  |  |
| TEST\_REG | TEST\_REG | 0X203000 | TD0-TD31 | 0x00 | RO |