

CLASE 14

MICROCONTROLADORES

1. Motorola/Philips/NXP **CPU08 (6805)**

2. Intel/Atmel **8051**

3. Atmel/Microchip **AVR**

4. STMicroelectronics **STM8**

5. Microchip **PIC16/18**

8 bits

1. Microchip **PIC24** (16 bits) y **dsPIC** (16 bits)

2. Texas Instruments **MSP430** (16 bits)

16 bits

1. ARM **Cortex-M** (32 bits) - NXP, ST, Texas, Microchip, etc. (Materia optativa: SE)

1. Maxim **MAXQ10** (8bits) y **MAXQ20** (16 bits) (Sólo para valientes)



8051




PIC16



AVR



?



CPU + memoria (RAM/ROM) + clock

Módulos: puertos de entrada/salida, con serie, temporizadores, ADC, etc.

Single-chip (VLSI), sistemas embebidos (embedded systems): medida, control y display.

Diseño en función del costo, el consumo de potencia y el espacio, single supply. No son necesariamente diseños “simples”.

“Mixed signal” manejan también señales analógicas (Amplificadores, comparadores, ADC, DAC).

Ejemplo **ATmega328p**

CPU AVR

32K Flash, 2K SRAM

Clock 16 MHz

ADC 10 bits, 8 canales

DAC no, 6 PWMs 8/16 bits


UART, I2C, SPI


2 timer/counters 8 bits y 1 de 16

Multiplicador 8 bits


Reloj de tiempo real


1K EEPROM






$$t = \frac{N \times \overset{\text{ISA}}{CPI}}{\underset{\text{ORG}}{f_{clock}}}$$









CPU: Clasificación según la organización


- Estructura interna de la CPU
- Buses. Arquitectura Harvard o von Neumann.
- Instrucción de largo fijo o variable, CPI
- La unidad de control (microprogramada vs. cableada)
- El camino de los datos (Datapath = Registros + ALU)
- El ciclo de instrucción, segmentación. Interrupciones.
- Otras formas de paralelismo (ARQII)
- Latencia y productividad (throughput)
- Eficiencia de la organización: DMIPS/MHz y Coremark/MHz





CPU: Clasificación según la tecnología de implementación

- Tecnología CMOS de implementación (nm)
- Tensión de alimentación (rango)
- Temperatura de operación (rango)
- Frecuencia de operación (rango, dependiente de la tensión) -> Coremark, Dhrystone/s y DMIPS
- Consumo de potencia (DMIPS/Watt, mA/MHz)
- Modos de bajo consumo, limitaciones
- Encapsulado (PDIP para prototipado)
- Costo, disponibilidad, long-term support









“Microcontroller system designers today have a myriad of choices when it comes to selecting a microcontroller for a project - 8-bit, 16-bit, RISC, CISC, or something in between. As a rule, many criteria are considered during the selection process. These can include **price, performance, power, code density, development time, and even future migration-path alternatives**. To complicate the selection process, tight demands for one criterion generally influence the options in other areas. Factors critical in one application may have little importance in another. Consequently, there is no one microcontroller that is perfect for all projects. But to be successful, a modern microcontroller must excel in many of the areas under consideration.”



<https://www.maximintegrated.com/en/design/technical-documents/app-notes/3/3222.html>

Ejemplo de una descripción ambigua

The Cortex™-M0 processor is an entry-level 32-bit ARM Cortex processor designed for a broad range of embedded applications. It offers significant benefits to developers, including:

- simple, easy-to-use programmers model
- highly efficient ultra-low power operation
- excellent code density
- deterministic, high-performance interrupt handling
- upward compatibility with the rest of the Cortex-M processor family.

The Cortex-M0 processor is built on a high-performance processor core, with a 3-stage pipeline von Neumann architecture, making it ideal for demanding embedded applications. The processor is extensively optimized for low power and area, and delivers exceptional power efficiency through its efficient instruction set, providing high-end processing hardware.



RECOMENDADO: Ver este folleto de Microchip (AVR y PIC)

<https://ww1.microchip.com/downloads/en/DeviceDoc/30009630M.pdf>

Medibles

Tamaño del código para un determinado problema y RAM necesaria → Memoria de programa y de datos.

Potencia a f_{max} y en stand-by → Watt y Watt/MHz

Performance a f_{max} → Dhrystone/s y Coremark

Performance relativa → DMIPS

Organización → DMIPS/MHz y Coremark/MHz

Eficiencia → DMIPS/Watt

Costo unitario → \$ MercadoLibre x1, u\$s DigiKey x3000

Costo del sistema de desarrollo → \$ Kit, instrumentos y herramientas


No-tan-medibles

Tiempo de desarrollo y experiencia necesaria

Curva de aprendizaje

Costo de futuras migraciones y mejoras

Processor	Cert.	Compiler	Execution Memory	MHz	Cores	CoreMark	CoreMark / MHz [†]	Threads	Date
Microchip PIC18F97J60		MPLAB C18 v3.33	Code: Internal Flash....	41.67	1	1.28	0.03	1	2009-11-13
Microchip PIC18F97J60		MPLAB C18 v3.33	Code: Internal Flash....	41.67	1	1.59	0.04	1	2009-11-13
Atmel AT89C51RE2 in X2 mode (6 cloc...		Keil C51 v8.18	Internal RAM & flash...	22.118	1	2.36	0.11	1	2010-07-14
Microchip PIC18F46K22	✓	Microchip MPLAB XC8 v1....	Code in Flash, Data i...	64	1	7.23	0.11	1	2014-06-12
Intel 80286		OpenWatcom 1.8	FPM DRAM 70ns; H...	10	1	1.70	0.17	1	2009-10-14
Atmel ATXMEGA128A1		GCC v4.5.1	internal SRAM	2	1	0.37	0.18	1	2012-01-15
AMD Am386DX		OpenWatcom 1.8	FRM DRAM 80ns; H...	40	1	10.00	0.25	1	2009-10-14
Calxeda EnergyCore ECX-1000		GCC 4.6.3	4GB DDR3 1333Mhz	1400	1	528.00	0.38	1	2012-09-21
Renesas M30624FGP (M16C/62P)		Renesas M3T-NC30WA V....	Code in FLASH (no ...	24	1	9.75	0.41	1	2009-07-12
Atmel ATXMEGA128A1		GCC v4.5.1	internal SRAM	2	1	0.87	0.44	1	2012-01-15
Renesas M30624FGP (M16C/62P)		IAR M16C C/C++ Compile...	Code in FLASH (no ...	24	1	11.21	0.47	1	2009-07-12
Atmel ATmega2560		avr-gcc 4.3.2	Internal flash & RAM...	8	1	4.25	0.53	1	2010-07-12
NXP LPC2939		ARMCC V4.0.0.788	FLASH	120	1	64.25	0.54	1	2010-05-28
Atmel ATmega644		avr-gcc-4.3.2	Flash & SRAM 20 M...	20	1	10.81	0.54	1	2009-11-17
AMD K6-2		GCC4.1.0 20060304 (Red...	SDRAM 100MHz CL2	500	1	288.00	0.58	1	2010-11-08
Skylabs PicoSkyFT (SKU: SKY-9001)		GCC 5.3.0	Static; large program...	20	1	11.71	0.58	1	2017-11-23
AMD Am386DX		GCC4.2.4	FPM DRAM 80ns; St...	40	1	24.27	0.61	1	2009-10-14
Texas Instruments MSP430F5438		Code Composer Studio 4.1.2	Internal flash and RA...	18	1	11.10	0.62	1	2010-07-10
Texas MSP430F5438A		Code Composer Studio Ver...	SRAM	25	1	16.22	0.65	1	2012-08-11
Renesas RL78/G14	✓	IAR EWRL78 V1.20	Code in FLASH (no ...	32	1	21.29	0.67	1	2012-06-06
Texas Instruments MSP430FG4618		IAR C/C++ for MSP430 4.2...	Flash & SRAM 8 MH...	8	1	5.90	0.74	1	2009-11-17
Microchip PIC24FJ64GA004		gcc 4.0.3 (dsPIC30, Microc...	Code: Internal Flash....	32	1	23.87	0.75	1	2009-11-13
NXP ColdFire MCF5274		GCC4.1.1	SDRAM 75MHz	150	1	115.93	0.77	1	2010-03-11
NXP LH7A404		GNU GCC 3.4.1	SDRAM 100Mhz CA...	200	1	156.17	0.78	1	2011-03-03
Texas MSP430F5438A		IAR C/C++ Compiler for M...	SRAM	25	1	19.56	0.78	1	2012-08-11






(DIP8)

Legacy 8-bit

- **NXP CPU08:** Motorola 68HC05 y derivados (1980s hasta la actualidad), von Neumann, acumulador de 8 bits.
- **Intel 8051** (1981, open): 8-bit data, 16-bit addr, Harvard, 8 registros de 8 bits.

(DIP40, cerámica,
oro y vidrio)



8-bit

- **Microchip PIC16/18:** 8-bit Harvard modificado (8-bit data, 14/16-bit instr), 8-bit ALU y acc (W), RAM = bancos de 8-bit register file + SFR. Ciclo de máquina = 4 ciclos de reloj. Saltos dos ciclos.
- **Atmel AVR** (ATmega, ATtiny): 8-bit Harvard modificado (puede escribir mem prog), 32 GPR de 8 bits y 64 I/O mapeados en memoria, 131 instr. de 16 bits, 5 modos de direccionamiento, PC y SP de 16 bits, multiplicador. Ciclo de máquina = 1 ciclo de reloj. Instrucciones de 1 o más ciclos.
- **STMicroelectronics STM8:** 8-bit Harvard acc 3-stage pipeline, 6 reg mapeados en memoria: ACC 8-b, X-Y 16-b index reg, PC 24-b (16MB), SP 16-b. CC; 80 inst de 16-32 bits, 20 modos dir.



(DIP8)



(SOP-8)

16-bit

- **Texas Instruments MSP430:** 16-bit von Neumann, instrucciones de largo fijo, repertorio ortogonal, 16 registros de 16 bits, ultra-low-power modes, constant generator, 27 instrucciones (+24 simuladas) y 7 modos de direccionamiento, byte operations.
- **Microchip PIC24:** 16-bit Harvard (instrucciones de 24-bit y 16-bit registers y ALU). Similar a PIC16.
- **Maxim MAXQ:** 8/16-bit RISC (dos modelos MAXQ10/20), Harvard modificado (MMU), transport-triggered (una única instrucción: MOVE, 16 módulos de 32 registros). Ultra-quiet ("intelligent clock management"), single-cycle instructions (más proporción que la competencia) pero sin segmentación. 8 a 16 acumuladores A[0] a A[15] con un reg puntero AP: A[AP], destino implícito para operaciones de ALU. Stack aparte. Loop counters, DJNZ single-cycle.



(DIP28)



(SOP-20)



(QFP-48) (DIP-28)

32-bit

ARM Cortex-M: 32-bit RISC segmentado
Instrucciones 32-bit, todas condicionales, barrel shifter.

NXP LPC800:
Cortex-M0 (DIP-8)



Se dejó de
fabricar?




Intel 4004 - 50 años

[Museo Intel](#)

Lanzamiento: 15 de noviembre 15 de 1971
Calculadora BUSICOM

Data width: 4 bits
Address width: 12 bits (multiplexed)
Instruction set: 4-bit BCD oriented

2,250 transistores, encapsulado 16-pin DIP
Tecnología: 10 μm
Clock: 750 kHz



<https://www.eembc.org/coremark/scores.php>

(no están STM8 ni MAXQ)

CoreMark[®]

An EEMBC Benchmark

	Compiler	Execution Memory	MHz	CoreMark	CoreMark / MHz↑	DMIPS/M Hz
Microchip PIC18F97J60 (4 clocks/machine cycle)	Microchip MPLAB XC8 v1.32	Code in Flash, Data in RAM	40	1.6	0.04	
Atmel AT89C51RE2 in X2 mode (6 clocks/machine cycle)	Keil C51 v8.18	Internal RAM & flash (static)	22	2.36	0.11	
STM8	Origen dudoso		24	5	0.21	0.29
Atmel ATmega644	avr-gcc-4.3.2	Flash & SRAM 20 MHz (Static)	20	10.81	0.54	0.33
Texas Instruments MSP430F5438	Code Composer Studio 4.1.2	Internal flash and RAM (static)	18	11.10	0.62	0.31
Microchip PIC24FJ64GA004	gcc 4.0.3	Code Flash. Data SRAM (Static)	32	23.87	0.75	0.50
MAXQ2000	CrossWorks		20			0.48

<https://www.digikey.ca/Site/Global/Layouts/DownloadPdf.ashx?pdfUrl=8E365FFD6E7E4770AE0695254991143D>




Figure 8–1. Orthogonal Architecture (Double Operand Instructions)




Figure 8–2. Non-Orthogonal Architecture (Dual Operand Instructions)

ORTOGONALIDAD

Todos los modos de direccionamiento y **todos** los tipos de datos y **todos** los registros están disponibles para **todas** las instrucciones.

Gran ventaja para los compiladores.

Desventajas?