

Preliminary

P01: TITLE
P02: R-CarH3_SD/QSPI
P03: R-CarH3_DU/LBSC
P04: R-CarH3_USB/HDMI
P05: R-CarH3_NEW_POW1
P06: R-CarH3_NEW_POW2
P07: R-CarH3_LPDDR_POW
P08: MODE_SW
P09: QSPI_FLASH/FL_CN
P10: PCI-E ch0/ch1
P11: Serial ATA
P12: USB2.0
P13: USB3.0
P14: SDHI0/SDHI3
P15: MMC0
P16: DU_ARGB
P17: HDMI_OUT
P18: LVDS0
P19: MIPI CSI-2_VIN
P20: EtherAVB(GbPHY, PHY_CN)
P21: Audio(AK4613VQ)
P22: DEBUG_SCIF/LED/TactSW
P23: EXIO_CN/MIPI_SW
P24: POWER 5V/VSYS
P25: POWER PMIC

R-CarH3-SiP System Evaluation Board “Salvator-X”

RTP0RC7795SIPB0010S

Rev.0.20

Preliminary


CONFIDENTIAL

CONFIDENTIAL

VTHSENSE0_18 until TH1
VTHREF0_18 until TH2




Date: Thursday, May 28, 2015 Sheet 2 of 25



Preliminary

Layout Note:
Following signals need Ground guard.

USB_XTAL, USB_EXTAL
GP6_30/INTRQ1 [AUDIO_CLKOUT2_B(50MHz)]
GP6_31/INTRQ2 [AUDIO_CLKOUT3_B(50MHz)]



CONFIDENTIAL

R-CarH3 USB/HDMI

Title		
R-CarH3-SiP System Evaluation Board (Salvator-X)		
Size	Document Number	Rev
A2	R-CarH3-SiP System Evaluation Board (Salvator-X)	0.20
Date:	Thursday, May 28, 2015	Sheet 4 of 25

CONFIDENTIAL



5

Title			
R-CarH3-SiP System Evaluation Board (Salvator-X)			
Size A2	Document Number R-CarH3-SiP System Evaluation Board (Salvator-X)	Rev 0.20	
Date:	Thursday, May 28, 2015	Sheet	5 of 25

CONFIDENTIAL




Preliminary

Capacitor-Pin Combination
DDR0_1.1V(VDDQVA_DDR0)
C612---B34,C34
C613---C32
C614---C36
C615---D28
C616---D34
C617---D37
C618---E30,E32
C619---E34
C620---E36
C621---E28
C622---E32
C623---G28
C624---G30
C625---G34
C626---G36
C627---H36
C628---K28,L28
C629---L30
C630---L34
C631---L34
C632---L36,M36
C633---M34
C634---N29
C635---N36
C636---P30
C637---P34
C638---R30
C639---R34
C640---R35
C641---T30
C642---T35
C643---W35
C644---X30,AA29
C645---Y33,AA33
C646---Y34,AA34
C647---Y37
C648---AC30
C649---AC34
C650---AC36
C651---AD28
C652---AD34,AD35
C653---AE19
C654---AE29
C655---AE30
C656---AE36
C657---AG24,AH25
C658---AG29,AG30
C659---AG36,AH36
C660---AH37
C661---AJ33
C662---AK29
C663---AK34
C664---AL33
C665---AM34
C666---AN31
=55pcs

Capacitor-Pin Combination
DDR1_1.1V(VDDQVA_DDR0)
C667---C6
C668---C8
C669---C10
C670---C18
C671---D5
C672---D8
C673---D10
C674---D13
C675---D16
C676---D22,E22
C677---E6
C678---E8
C679---E10
C680---E12
C681---E18
C682---E24,D25
C683---F13
C684---F16
C685---F20
C686---F25
C687---G4
C688---G8
C689---G10,G11
C690---G13
C691---G16
C692---G18
C693---G22
C694---G24,G25
C695---H4
C696---H6
C697---K4
C698---K6
C699---K11
C700---K13
C701---K16
C702---K18
C703---K24
C704---K25
C705---L4
C706---L5,M6
C707---L7
C708---L10
C709---L13
C710---L16
C711---L18,M18
C712---L20
C713---L22,M22
C714---L25
C715---M12
C716---M24
C717---N13,P13
C718---N18,P18
C719---P10
C720---P16
C721---P20
C722---P22
C723---P25
C724---P4,R5
C725---P7,R6,R7
C726---R10
C727---R11,R12
C728---R18
C729---R20
C730---R22
C731---R24
C732---AD13
C733---AG10
=67pcs

Capacitor-Pin Combination
DDR0_1.8V(VDD1_M0/M1)
C268---F31
C269---F35
C270---M30
C271---M33
C273---AC29
C275---AC35
C276---AC30
C274---AJ35
=8pcs



Capacitor-Pin Combination
DDR1_1.8V(VDD1_M2/M3)
C272---F8
C273---F10
C274---F19
C275---F23
C277---M7
C278---M10
C279---M19
C274---M23
=8pcs



Preliminary

Layout Note:
Mode switches must be placed on Top Layer.




MODE SW




[Design Note]
It is not necessary to setup MD24.

Layout Note:
Following signals need Ground guard.

CLKOUT
QSPI0_SPCLK_18, QSPI0_SPCLK_SP
QSPI1_SPCLK_18, QSPI1_SPCLK_EX




S25FS128SAGMFV10



10 = SOIC-8pin
V = Automotive In-Cabin (-40C to +105C)
F = Lead (Pb)-free
M = SOIC
AG = 133 MHz
S = 0.65um MirrorBit Process Technology
128 = 128Mbit
S25FS = Spansion Memory 1.8 Volt-Only

EX-SPI Connector (QSPI0)



EX-SPI Connector (QSPI1)



EX-SPI-Flash-Board generate VIO=1.8V from D3.3V for internal using.

QSPI_FLASH/FL_CN

Title		
R-Card3-SIP System Evaluation Board (Salvator-X)		
Size	Document Number	Rev
A2	R-Card3-SIP System Evaluation Board (Salvator-X)	0.20
Date:	Thursday, May 28, 2015	Sheet 9 of 25



Power Management Table

CKPWRGD_PD#	SMBus OE bit	OE#	DIFx True O/P	Comp. O/P	REF
0	X	X	Low	Low	Hi-Z
1	1	0	Running	Running	Running
1	0	1	Low	Low	Low

SMBus Address Selection Table (I2C Slave address)





State of SADR on first application of CKPWRGD_PD#	SADR	Address	+ Read/Write Bit
0	0	1101000	X
1	1	1101010	X


Select Spread Spectrum Table

vSS_EN_tri	Spread Spectrum
0	Spread Off
M	-0.25%
1	-0.5%


*M' is Mid Voltage = 0.5VDD = 0.9V.
This setting can be controlled by software.
Refer to datasheet chapter of "SMBus Table : SS Readback and Control Register"

Title		
R-CartH3-SiP System Evaluation Board (Salvator-X)		
Size A2	Document Number	Rev
	R-CartH3-SiP System Evaluation Board (Salvator-X)	0.20
Date:	Thursday, May 28, 2015	Sheet 11 of 25








Layout Note:
Following signals need Ground guard.
SD0_CLK_V





SD(CH0)





Layout Note:
Following signals need Ground guard.
SD3_CLK_V




SD(CH3)



Layout Note:
Pad Configuration for ADP3339



Layout Note:
As short as possible from junction of MMC0_xxx to two Rxxx.




Layout Note:
Following signals need Ground guard.

MMC0_CLK_V, eMMC_CLK_18, EX_MMC_CLK_V

Layout Note:
Matched Trace Length from R-CarH3-SiP to eMMC. max 400Mbps/pin

Group 1
MMC0_DTA[7:0]_V + eMMC_D[7:0]_18
MMC0_CMD_V + eMMC_CMD_18
MMC0_CLK_V + eMMC_CLK_18
MMC0_DS_V + eMMC_DS_18



[Design Note]
Sets pull-down resistor(47kohm) at the DS pin.
For detail, See "Table 217 - HS400 Capacitance and Resistors on eMMC specification" in JESD84-B51.pdf

[Design Note]
In case of using SDHI1 through EXIO connector 'CN27', that is "EXIO_B",

DISMOUNT following resistors.
R229, R231, R230, R232(0ohm/1005).
and MOUNT following resistors.
R621, R622, R623, R626(0ohm/1005).

[Design Note]
In case of using SDHI2 through EXIO connector 'CN27', that is "EXIO_B",


DISMOUNT following resistors.
R229, R231, R230, R232(0ohm/1005).
and MOUNT following resistors.
R621, R622, R623, R626(0ohm/1005).

DISMOUNT following resistors.
R229, R231, R230, R232(0ohm/1005).
and MOUNT following resistors.
R621, R622, R623, R626(0ohm/1005).

and MOUNT following resistors.
R224(47k/1608) to prevent eMMC's CLK-pin floating.
R624(47k/1608) to prevent eMMC's RST_n-pin floating.

[Design Note]
NAND Memory Power(VCC): 2.7 ~ 3.6V
eMMC Interface Power(VCCQ): 1.70-1.95V


eMMC(1.8V)



U228 KLMBG4GESD-B031		
A1	NC_1	K1
A2	NC_2	K2
A3	NC_3	K3
A4	NC_4	K4
A5	NC_5	K5
A6	NC_6	K6
A7	NC_7	K7
A8	NC_8	K8
A9	NC_9	K9
A10	NC_10	L1
A11	NC_11	L2
A12	NC_12	L3
A13	NC_13	L4
A14	NC_14	L5
B1	NC_15	M1
B2	NC_16	M2
B3	NC_17	M3
B4	NC_18	M4
B5	NC_19	M5
B6	NC_20	M6
B7	NC_21	M7
B8	NC_22	M8
B9	NC_23	M9
B10	NC_24	M10
B11	NC_25	M11
B12	NC_26	M12
B13	NC_27	M13
B14	NC_28	M14
C1	NC_29	N1
C2	NC_30	N2
C3	NC_31	N3
C4	NC_32	N4
C5	NC_33	N5
C6	NC_34	N6
C7	NC_35	N7
C8	NC_36	N8
C9	NC_37	N9
C10	NC_38	N10
C11	NC_39	N11
C12	NC_40	N12
C13	NC_41	N13
C14	NC_42	N14
D1	NC_43	P1
D2	NC_44	P2
D3	NC_45	P3
D4	NC_46	P4
D5	NC_47	P5
D6	NC_48	P6
D7	NC_49	P7
D8	NC_50	P8
D9	NC_51	P9
D10	NC_52	P10
E1	NC_53	R1
E2	NC_54	R2
E3	NC_55	R3
E4	NC_56	R4
E5	NC_57	R5
E6	NC_58	R6
E7	NC_59	R7
F1	NC_60	S1
F2	NC_61	S2
F3	NC_62	S3
F4	NC_63	S4
F5	NC_64	S5
F6	NC_65	S6
G1	NC_66	T1
G2	NC_67	T2
G3	NC_68	T3
G4	NC_69	T4
H1	NC_70	U1
H2	NC_71	U2
H3	NC_72	U3
H4	NC_73	U4
H5	NC_74	U5
H6	NC_75	U6
H7	NC_76	U7
H8	NC_77	U8
H9	NC_78	U9
H10	NC_79	U10
I1	NC_80	V1
I2	NC_81	V2
I3	NC_82	V3
I4	NC_83	V4
I5	NC_84	V5
I6	NC_85	V6
I7	NC_86	V7
I8	NC_87	V8
I9	NC_88	V9
I10	NC_89	V10
J1	NC_90	W1
J2	NC_91	W2
J3	NC_92	W3
J4	NC_93	W4
J5	NC_94	W5
J6	NC_95	W6
J7	NC_96	W7
J8	NC_97	W8
J9	NC_98	W9
J10	NC_99	W10


MMC0

Title R-CarH3-SiP System Evaluation Board (Salvator-X)		
Size A2	Document Number R-CarH3-SiP System Evaluation Board (Salvator-X)	Rev 0.20
Date: Thursday, May 28, 2015	Sheet 15	of 25




Layout Note:
Following signals need Ground guard.
DU_DOTCLKOUT0_3

Title		
R-CartH3-SiP System Evaluation Board (Salvator-X)		
Size	Document Number	Rev
A2	R-CartH3-SiP System Evaluation Board (Salvator-X)	0.20
Date:	Thursday, May 28, 2015	Sheet 16 of 25




Layout Note:
Connect the shell of 1747981-1 with ground.
The 1747981-1 has four through holes.


HDMI Input
Connector
TYPE A(Standard)




CVBS Input
Connector




Load switch for ADV7482W



LC filters for ADV7482W



Layout Note:
Connect INx with OUTx under the RCLAMP0524PATCT. See below figure.



VIDEO DECODER FOR MIPI CSI-2
(channel 0, channel 1)

TMDS four pairs
Differential Impedance
100ohm +10%
Matched trace length.

Note:
ESD Protection diode array.

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

RCLAMP0524PATCT

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

HDMI_A_5V

Differential Impedance
100ohm +10%
Matched trace length from ADV7482 to R-CarH3-SiP
ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

ADV_CSIO_0xxx + CSIO_0xxx

Differential Impedance
100ohm +10%
Matched trace length from ADV7482 to R-CarH3-SiP
ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

ADV_CSIO_1xxx + CSIO_1xxx

Differential Impedance
100ohm +10%
Matched trace length from ADV7482 to R-CarH3-SiP
ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

ADV_CSIO_2xxx + CSIO_2xxx

Differential Impedance
100ohm +10%
Matched trace length from ADV7482 to R-CarH3-SiP
ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO_3xxx



ADV_CSIO_3xxx + CSIO_3xxx

ADV_CSIO_3xxx + CSIO

Preliminary



Ethernet AVB GbPHY and PHY Connector

Layout Note:
As short as possible from junction of AVB_xxx to two Rxxx.




CONFIDENTIAL

Layout Note:
Matched Trace Length from R-CarH3-SiP to KSZ9031.
(max 250Mbps/pin)




CONFIDENTIAL

Gigabit Ethernet Transceiver with RGMII Support




Layout Note:
The KSZ9031RNX has Paddle Ground (pin49) at bottom side.
Connect that PAD(pin 49) to the GND.

Strapping Options for KSZ9031RNX




Ethernet AVB PHY Connector



Note: <Group A>
<3,21,23> I2C2_SDA <>>
<3,21,23> I2C2_SCL <>>

RJ45 with integrated magnetics




Layout Note:
Following signals need Ground guard.

AVB_TXCREFCLK, CLK125/LEDMD_25 (125MHz)
AVB_TXC_25, KSZ_GTX_CLK, EX_GTX_CLK (125MHz)
AVB_RXC_25, KSZ_RX_CLK, EX_RX_CLK (125MHz)


Following pin has pull-down resistor at the initial state.

[2.5V-I/O]
AVB_RX_CTL, AVB_RXC, AVB_RD[3:0]
AVB_TX_CTL, AVB_TXC, AVB_TD[3:0]
[3.3V-I/O]
AVB_TXCREFCLK, AVB_MAGIC, AVB_PHY_INT, AVB_LINK


Controls LEDs in the RJ45 connector



LC filters for KSZ9031RNX




Local Regulator for KSZ9031RNX, PHY Connector




Layout Note:
The ADP1706 has EXPOSED PAD(pin9) at bottom side.
Connect that EXPOSED PAD(pin 9) to the GND.

Title			
R-CarH3-SiP System Evaluation Board (Salvator-X)			
Size	Document Number		Rev
A2	R-CarH3-SiP System Evaluation Board (Salvator-X)		0.20
Date:	Thursday, May 28, 2015	Sheet	20 of 25




Audio Clock for 44.1kHz, 88.2kHz





**Layout Note:
Following signals need Ground guard.**
AUDIO_CLKA until X11-pin3
AUDIO_CLKB until U41-pin3
AUDIO_CLKOUT
EX_AUDIO_CLKA until X11-pin3
EX_AUDIO_CLKB until U41-pin3

Audio Clock for 48kHz, 96kHz, and for EtherAVB




AUDIO (AK4613VQ)


Title		
R-CarT3-SiP System Evaluation Board (Salvator-X)		
Size	Document Number	Rev
	R-CarT3-SiP System Evaluation Board (Salvator-X)	0.20
Date: Thursday, May 28, 2015		
Sheet 21 of 25		




GPLED / Tact Switch
General Purpose LEDs or Tactile Switches
Following LEDs and Switches are connected to GPIO of R-CarH3-SiP




Layout Note:
Following signals need Ground guard.
GP3_06/SD1_CLK_V, SD3_CLK_V, EX_MMC_CLK_V,
AUDIO_CLKOUT3,
EX_AUDIO_CLKA, EX_AUDIO_CLKB



#[EXIO_B]
EXIO Connector B (SSI)
(Bottom Layer, Lower Right side of R-CarH3-SiP)




#[EXIO_D]
EXIO Connector D (LBSC)
(Bottom Layer, Upper Right side of R-CarH3-SiP)



Layout Note:
Following signals need Ground guard.
CLKOUT, EX_WAIT0n/DU_DCLK0(VI4_CLK), CS1n/A26(VI5_CLK)
WE0n(CAN_CLK)


#[EXIO_C]
EXIO Connector C (MIPI CSI-2)
(Bottom Layer, Upper Left side of R-CarH3-SiP)




Layout Note:
Following signals need Ground guard.
GP6_30/INTRQ1, GP6_31/INTRQ2




Layout Note:
Place TestIC at bottom layer



Layout Note:
The PI3PCIE3212ZBE has Center Ground (pin21) at bottom side.
Connect that PAD(pin 21) to the GND.



Layout Note:
The PI3PCIE3212ZBE has Center Ground (pin21) at bottom side.
Connect that PAD(pin 21) to the GND.



Design Note:
SW=ON: Selects channel-B(ADV7482W) side.
SW=OFF: Selects channel-C(EXIO CN) side.

It is impossible to supply DC5.0V and DC3.3V through CN30 and CN36.

It is prohibited to supply more than DC12.0V .

Legacy connector

Rated Current=5.5A/pin[AWG.#18]

AC Adapter

max 18.0[A]

LED8 LED9 and LED14 are Yellowish Green LEDs indicate Power Good.
LED8 turns on after detecting DC12.0V.
LED9 turns on after detecting D5.0V and VSYS.
LED14 turns on during DDR Back Up.

VR = 1.9V
Vce = 0.3V
Itr = (12V-1.9V-0.3V)/6.8k = 1.44mA
Wtr = (12V-1.9V-0.3V) * 1.44mA = 14.12mW
1005size: 63mW (max)

One Point Ground is more than "0.6mm VIA x 2"
Connect each other under the Exposed Pad by Layout tool.

Extra One Point Ground.
Connect each other by Layout tool.
Do not Stuff.

One Point Ground is more than "0.6mm VIA x 2"
Connect each other under the Exposed Pad by Layout tool.

Extra One Point Ground.
Connect each other by Layout tool.
Do not Stuff.

For EMI.

D5.0V trace width is 10mm
(5.0V MAX 10A)

VSYS trace width is 10mm
(5.0V MAX 10A)


C508/C524 : Automotive type is available soon

Reset can be controlled by 4 signals;

Any one condition makes RESET/DDR BackUp
SW23(ACC Switch):RSTBn= Low
EXIO(SYSCON) : EX_PWRONn=High
PowerGood D5.0V: MAX16933_PWGD1=Low
PowerGood VSYS: MAX16933_PWGD2 =Low



All conditions make POWER ON
SW23(ACC Switch):RSTBn= High
EXIO(SYSCON) : EX_PWRONn=Low
PowerGood D5.0V: MAX16933_PWGD1=High
PowerGood VSYS: MAX16933_PWGD2 =High

Power Supply Connector for I/O board.



D12.0V trace width is 2mm
D5.0V trace width is 2mm
VSYS trace width is 2mm
D3.3V trace width is 4mm

Power Supply Connector for CPU FAN.
Place Top Layer.




CPU FAN Connector - Top View

Power 5V/VSYS

Title			R-Cart3-SIP System Evaluation Board (Salvator-X)
Size	Document Number	R-Cart3-SIP System Evaluation Board (Salvator-X)	
	Rev	0.20	
Date:	Thursday, May 28, 2015	Sheet	24 of 25

Preliminary

RSTB
Low : Reset or DDR back-up (need to set)
High : Active (awake reset)



C540/C542 : Automotive type is available soon

Power PMIC

Title			R-Carl3-SiP System Evaluation Board (Salvator-X)		
Size A2	Document Number R-Carl3-SiP System Evaluation Board (Salvator-X)				Rev 0.20
Date:	Thursday, May 28, 2015		Sheet	25	of 25

25

CONFIDENTIAL