

# Status Report #15



## This week

- ToF: Beam time data analysis
- ToF: Cosmic
- New circuit design


2020. Feb 20 (Thu)

B4 FUJIWARA Tomomasa



- Checked pedestal distribution in high voltage region



- Checked pedestal distribution in high voltage region







- In 53.2V (+13.5V) & 56.7 V (+15.0V)



# Beam time data analysis

- In 56.7V (Linear scale)










# ToF: Cosmic-ray –check cable length dependence–

7

- Pedestal distribution
- Scaled peak = 1





- QDC dist. (Calibrated by pedestal = 0)





MIP: Center value with Maximum entry at QDC dist  
Slightly decreased MIP value







- Check additional cable length dependence of Timing resolution:

$$\sigma_{Length}^2 \equiv \sigma_{L=l}^2 - \sigma_{L=0}^2$$


- Reference value:  $\sigma_{L=0}$  → defined by average of  $\sigma_{L:initial}$  at  $V_b - V_{op} = +3.0V$  ( $V_b = 44.7V$ )
- Error of  $\sigma_{Length}$ : derived from propagation of error,

$$\begin{aligned} \epsilon_{Length} &\equiv \sqrt{\left(\frac{\partial \sigma_{Length}}{\partial \sigma_{L=l}}\right)^2 \epsilon_{L=l}^2 + \left(\frac{\partial \sigma_{Length}}{\partial \sigma_{L=0}}\right)^2 \epsilon_{L=0}^2} \\ &= \frac{\sigma_{L=l}^2}{\sigma_{Length}^2} \epsilon_{L=l}^2 + \frac{\sigma_{L=0}^2}{\sigma_{Length}^2} \epsilon_{L=0}^2 \end{aligned}$$





Started data taking with different thickness scintillator:  $5^t \times 11^w \times 300^h$  mm







✓ Future plan: Study about readout method

1. Series connection: 直列
2. Parallel connection: 並列

✓ Task: Design for PCB of each type.

✓ Now: Making Series ver.



- Design new circuit: ~Tomorrow (or next week??)
- Scintillator Thickness & width study (Bias & Length) by cosmic-ray
- Prepare for second presentation of B4 thesis



From my presentation of B4 thesis mid-term presentation


# TOFL







ToFL





Loft





似てる(??)














MIP(peak - pedestal) [pC]



Pedestal [pC]



Width [CH]



- In CADLUS X, There's no model of 6-PIN connector (21602X3GSE)
- But 4-PIN model (21602X4GSE) exists.

