# IT5002 Computer Systems and Applications Tutorial 3

### **Tutorial Questions**

Questions 1 and 2 refer to the complete datapath and control design in lectures 7 and 8. For your convenience, the complete datapath is attached at the end of this tutorial.

1. Let us perform a complete trace to understand the working of the complete datapath and control implementation. Given the following three hexadecimal representations of MIPS instructions:

i. 0x8df80000: lw \$24, 0(\$15)
ii. 0x1023000C: beq \$1, \$3, 12
iii. 0x0285c822: sub \$25, \$20, \$5

For each instruction encoding, do the following:

a. Fill in the tables below. The first table concerns with the various data (information) at each of the datapath elements, while the second table records the control signals generated. Use the notation \$8 to represent register number 8, [\$8] to represent the content of register number 8 and Mem(X) to represent the memory data at address X.

Registe	ers File		Δ	<b>LU</b>	Data Memory		
RR2 WR V		WD	Opr1	Opr2	Address	Write Data	
		Registers File RR2 WR			_		

[Wr = Write; Rd = Read; M = Mem; R = Reg]

RegDst	RegWr	ALUSrc	MRd	MWr	MToR	Brch	ALUop	ALUctrl

b. Indicate the value of the PC after the instruction is executed.

## **Answers:**

Only values in **RED** and **BOLD** font are actually utilized in the execution.

i. 0x8df80000 = 1w \$24, 0(\$15); next PC = PC+4

Registers File	ALU	Data Memory

RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data
\$15	\$24	\$24	MEM( [\$15]+0)	[\$15]	0	[\$15]+0	[\$24]

RegDst	RegWr	ALUSrc	MRd	MWr	MToR	Brch	ALUop	ALUctrl
0	1	1	1	0	1	0	00	0010

# ii. $0 \times 1023000C = beq $1, $3, 12;$ next PC = PC+4 or $(PC+4)+(12\times4)$

	Reg	isters Fi	le	Al	LU	Data Memory		
RR1	RR2	WR	WD	Opr1	Opr2	Address	Write Data	
\$1	\$3	\$3 or \$0	[\$1]-[\$3] <i>or</i> random value	[\$1]	[\$3]	[\$1]-[\$3]	[\$3]	

RegDst	RegWr	ALUSrc	MRd	MWr	MToR	Brch	ALUop	ALUctrl
X	0	0	0	0	X	1	01	0110

# iii. 0x0285c822 = sub \$25, \$20, \$5; next PC = PC+4

	Regis	ters File	e	Al	.U	Data Memory			
RR1	RR2	R2 WR WD			Opr2	Address	Write Data		
\$20	\$5	\$25	[\$20]-[\$5]	[\$20]	[\$5]	[\$20]-[\$5]	[\$5]		

RegDst	RegWr	ALUSrc	MRd	MWr	MToR	Brch	ALUop	ALUctrl
1	1	0	0	0	0	0	10	0110

2. With the complete datapath and control design, it is now possible to estimate the latency (time needed for a task) for the various type of instructions. Given below are the resource latencies of the various hardware components (ps = picoseconds =  $10^{-12}$  second):

Inst-Me m	Adder	MUX	ALU	Reg-File	Data-M em	Control/ ALUControl	Left-shift/ Sign-Extend/ AND
400ps	100ps	30ps	120ps	200ps	350ps	100ps	20ps

Give the estimated latencies for the following MIPS instructions:

- (a) "SUB" instruction (e.g. **sub** \$25, \$20, \$5)
- (b) "LW" instruction (e.g. lw \$24, 0 (\$15))
- (c) "BEQ" instruction (e.g. **beq \$1, \$3, 12**)

Latency = 400 + 200 + 30 + 120 + 30 + 200 = 980ps

What do you think the **cycle time** should be for this particular processor implementation?

*Hint:* First, you need to find out the **critical path** of an instruction, i.e. the path that takes the longest time to complete. Note that there could be several <u>parallel paths</u> that work more or less simultaneously.

#### **Answers:**

[To Tutor] It is easier to note the timing on the datapath & control diagram and show them the critical path. Strongly suggest to use the projector to show the full diagram.

(a) SUB instruction (R-type):

Critical Path: I-Mem $\Box$ Reg.File $\Box$ MUX(ALUSrc) $\Box$ ALU $\Box$ MUX(MemToReg) $\Box$ Reg.File
Note: I-MEM $\square$ Control is a parallel path, the earliest signal needed is the ALUSrc. So, as long as the Control latency is lesser than Reg.File access latency, then it will not be in the critical path. Once the signal is generated, the Control latency will no longer affect the overall delays.
Similarly, there is another path to calculate the next PC (I-MEM $\square$ Control $\square$ AND $\square$ MUX(PCSrc) which is again not critical to the overall latency.

## (b) LW instruction:

Critical Path:

I-Mem  $\square$  Reg.File  $\square$  ALU  $\square$  DataMem  $\square$  MUX(MemToReg)  $\square$  Reg.File

Latency = 
$$400 + 200 + 120 + 350 + 30 + 200 = 1300$$
ps

Note: The path I-Mem  $\square$  Immediate  $\square$  MUX(ALUSrc) occurs simultaneously with the above.

## (c) BEQ instruction:

Critical Path:


I-Mem  $\square$  Reg.File  $\square$  MUX(ALUSrc)  $\square$  ALU  $\square$  AND  $\square$  MUX(PCSrc)

Latency = 
$$400 + 200 + 30 + 120 + 20 + 30 = 800$$
ps

Since LW has the longest latency. The overall cycle time of the whole machine is determined by LW, i.e. at least 1300ps.

# 3. [AY2013/14 Semester 2 Term Test #2]

Mr. De Blunder made a *huge* mistake while making his own non-pipelined MIPS processor. He accidentally **swapped the two input ports for the RegDst multiplexer:** 



For each of the following instructions, give:

- i. One example where the incorrect processor still gives the **right execution result.**
- ii. One example where the incorrect processor gives the **wrong execution result**.

If there is no suitable answer, please indicate "No Answer".

- (a) add (Addition)
- (b) lw (Load Word)
- (c) **beq** (branch-if-equal), provide the branch offset as immediate value.

#### **Answers:**

Many possible answers, so only a few are given here.

(a)

- i. add x, y, x (i.e. RT and RD are the same.)
- ii. add X, Y, Z

(b)

- i. lw \$RT, {"\$RT", followed by 11 bits}(\$1)
  - the MSB 5 bits of immediate == RT

A few examples (assuming that the 11 bits are 0s):

RT	RT	RT	RT	RT	0	0	0	0	0	0	0	0	0	0	0
\$a0 🖪	lmn	nedia	te = (	0x200	00 = 8	3192	( i.e	. lw \$	a0, 8	192(	\$any	)			
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
\$t0 2	Imm	edia	te = 0	)x400	0 = 1	6384									
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
\$s0 🛚	Imn	nedia	te = (	)x800	0 = -	(0x80	000) =	-327	768						
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			•		•					•				•	
\$t8 🛚	lmm	edia	te = 0	xD00	00 = -	(0x30	000) =	= -12	288						
1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0

ii. Anything other than the above.

(c)

- i. Any instructions (as the error would have no impact on branch instructions).
- ii. No answer.
- 4. Suppose the four stages in some 4-stage pipeline take the following timing: 2ns, 3ns, 4ns, and 2ns. Given 1000 instructions, what is the speedup (in two decimal places) of the pipelined processor compared to the non-pipelined single-cycle processor?

#### Answer:

Non-pipelined: 11ns x 1000 = 11,000ns. In a pipelined system, each stage takes 4ns.

Pipelined:  $12ns + (1,000 \times 4) ns = 12 ns + 4,000ns = 4,012ns$ . Speedup = 11,000/4,012 = 2.74

