Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	
Instructor:	
Assignment/Lab Number:	
Assignment/Lab Title:	
Submission Date:	
Due Date:	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*

^{*}By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol60.pdf

Contents

Apper	ndix A: C++ Code for ARM DS-5 in Eclipse	2
	Code Modified by Student	
	nain.c	
	w.h	
S	W.C	5
A.ii	. Header Files generated by QSys	6
ŀ	nps_0.h	6
Apper	ndix B: VHDL Code for Quartus II 14.0	8
a)	Code Modified by Student	8
L	.ED_HEX_FPGA.vhd	8
b)	Unmodified Code given for Lab	11
Apper	ndix C: OSvs Setup	12

Appendix A: C++ Code for ARM DS-5 in Eclipse

A.i. Code Modified by Student

main.c * main.c Created on: 2014-11-15 #include <stdio.h> #include <stdlib.h> #include <unistd.h> #include <fcntl.h> #include <time.h> #include <sys/mman.h> #include <stdbool.h> #include <pthread.h> #include "hwlib.h" #include "socal/socal.h" #include "socal/hps.h" #include "socal/alt_gpio.h" #include "hps_0.h" #include "led.h" #include "seg7.h" #include "sw.h" #define LW SIZE 0x00200000 #define LWHPS2FPGA BASE 0xff200000 volatile uint32_t *h2p_lw_led_addr = NULL; volatile uint32_t *h2p_lw_hex_addr = NULL; volatile uint32 t *h2p lw sw addr = NULL; void led blink(void) { int i=0;int j; for (j = 0; j < 4; j++) { printf("LED ON \r\n"); for $(i=0; i \le 10; i++)$ { LEDR LightCount(i); usleep(100*1000); printf("LED OFF \r\n"); for(i=0;i<=10;i++){ LEDR OffCount(i); usleep(100*1000); } /*//from Cyclone V DE1 manual, page 26: https://www.ee.ryerson.ca/~courses/coe838/Data-Sheets/DE1-SoC User Manual.pdf -0-| | 5 1 -6-4 -3-* hex num = 6543210static char op_symbol[4] = {'-', '+', '*', 'r'};

```
0b1100011.
                                                                              //multiply : * :
square
                                                               0b0100001}; //remainder : r
static uint8_t equals_sign = 0b1001000; //equals sign : =
static unsigned char szMap[] = {
        63, 6, 91, 79, 102, 109, 125, 7,
        127, 111, 119, 124, 57, 94, 121, 113
    }; // 0,1,2, ... 9, a, b, c, d, e, f
void alu loop(void){
       uint32_t switches;
       uint8 t a, b, op, out;
       printf("in alu loop()\n");
       while(1){
               //read switches
               switches = readSwitches();
               //printf("read switches = %x\n", switches);
               //printf("write to LEDs\n");
               //turn on LEDs for each switch that is on
               alt write word(h2p lw led addr, switches);
               //switches = 0b1001000011;
               //printf("process switch states as inputs\n");
               //convert switches into variables they represent
               //0x02C0 = 0000 0011 1100 0000
               a = (uint8_t)((switches & 0x03C0) >> 6);
               //0x0030 = 0000 0000 0011 0000
               op = (uint8 t) ((switches & 0x0030) >> 4);
               //0x000F = \overline{0}000 0000 0000 1111
               b = (uint8 t) (switches & 0x000F);
               //calculate result
               switch(op){
                       case 0b00: //subtract
                               out = a - b;
                               break;
                       case 0b01: //add
                               out = a + b;
                               break;
                       case Ob10: //multiply
                               out = a * b;
                               break;
                       case Obl1: //find remainder
                               if(b == 0){
                                      out = 0xFF;
                               else{
                                       out = a % b;
                               break;
                       default:
                               out = 0xAA;
                               break;
               //printf("display result to 7segs\n");
               //show input number A on 7-segment display
               alt_write_word(h2p_lw_hex_addr+5, szMap[a]);
//show opcode symbol on 7-segment display
               alt write word(h2p lw hex addr+4, op sseg[op]);
               //show input number B on 7-segment display
               alt_write_word(h2p_lw_hex_addr+3, szMap[b]);
               //show equals sign on 7-segment display
               alt write word(h2p lw hex addr+2, equals sign);
               //display output on last two ssegs of board
               if((op == 0b00) && (a < b)){ //subtract with negative result
```

0b1110011,

//plus : p

```
//display minus in left sseg
                       alt_write_word(h2p_lw_hex_addr+1, op sseg[0]);
                       //display magnitude of result (positive number) in right sseg
                       alt_write_word(h2p_lw_hex_addr, szMap[-out]);
               else if((op == 0b11) && (b == 0)){ //remainder of modulus 0
                       //display minus in both ssegs
                       alt write word(h2p lw hex addr+1, op sseg[0]);
                       alt_write_word(h2p_lw_hex_addr, op_sseg[0]);
               else{ //all other cases
                       //show upper half of operation output on 7-segment display
                       alt_write_word(h2p_lw_hex_addr+1, szMap[(out & 0xF0) >> 4]);
                       //show lower half of operation output on 7-segment display
                       alt write word(h2p lw hex addr, szMap[out & 0x0F]);
               //print ALU state to serial terminal
               printf("A op B = out -> %d %c %d = %d\n", a, op symbol[op], b, out);
               usleep(100*1000);
       }
int main(int argc, char **argv) {
       pthread t id;
       int ret;
       void *virtual base;
       int fd;
       //open the /dev/mem to access the FPGA space for reading and writing
       if( ( fd = open( "/dev/mem", ( O_RDWR | O_SYNC ) ) ) == -1 ) {
    printf( "ERROR: could not open \"/dev/mem\"...\n" );
               return(1);
       //map the virtual memory space to virtual base, that is 2MB in size (0x00200000), at
address LWHPS2FPGA BASE
       virtual base = mmap( NULL, LW SIZE, ( PROT READ | PROT WRITE ), MAP SHARED, fd,
LWHPS2FPGA BASE);
       //check that the mapping was successful
       if( virtual base == MAP FAILED ) {
               printf( "ERROR: mmap() failed...\n" );
               close( fd );
               return(1);
       }
       // map the address space for the LED and HEX registers into user space so we can interact
with them.
       // i.e. the address exists at virtual base + the offset of your IP component
       h2p lw led addr= virtual base + ((uint32 t)(LED PIO BASE));
       h2p_lw_hex_addr= virtual_base + ( (uint32_t)(SEG7_IF_0_BASE));
       h2p lw sw addr = virtual base + ((uint32 t)(SW PIO BASE));
       //create and run the thread for the LED
       printf("LEDs\n");
       ret=pthread_create(&id,NULL,(void *)led_blink,NULL);
       if(ret!=0){
               printf("Creat pthread error!\n");
               exit(1);
       }
       //and run the SEVEN SEG process
       printf("7SEG\n");
       SEG7_All_Number();
       //once the SEG7 show is complete, display a message
```

```
//display_msg();
        pthread_join(id,NULL);
         printf("main joined LED thread\n");
        //only do ALU functions after both LED light show and SEVEN SEG process have ended
        printf("alu\n");
        alu loop();
        if( munmap( virtual base, LW SIZE) != 0 ) {
               printf( "ERROR: munmap() failed...\n" );
               close( fd );
               return(1);
        close( fd );
        return 0;
}
                                                sw.h
* sw.h
   Created on: 2022-02-10
       Adapted from the led.h file for COE 838 Lab 3
#ifndef SW H
#define SW_H_
#include "hwlib.h" //needed for bool type
uint32 t readSwitches(void);
#endif
                                                SW.C
 * SW.C
* Created on: 2022-02-10
       Adapted from the led.c file for COE 838 Lab 3
#include "sw.h"
#include "hwlib.h"
#include "socal/socal.h"
#include "socal/hps.h"
#include "socal/alt_gpio.h"
extern volatile unsigned long* h2p_lw_sw_addr;
uint32 t readSwitches(void){
        uint32_t sw = alt_read_word(h2p_lw_sw_addr);
        //bits 0 to 9 are switch states, bits 10 to 15 are not switches and should be set to 0
       uint16 t bitMask = 0x000003ff;
        sw = \overline{sw} \& bitMask;
       return sw;
```

A.ii. Header Files generated by QSys

The files "soc_system.h", "hps_0_arm_a9_0.h", "hps_0_arm_a9_1.h", and "hps_0_bridges.h" generated by QSys are each longer than 500 lines. In order to keep this report short, the shortest file generated by QSys, "hps_0.h", has been included in this report. The rest of the files shall be submitted in a .zip folder with this report.

hps 0.h

```
#ifndef ALTERA HPS 0 H
#define ALTERA HPS 0 H
 * This file was automatically generated by the swinfo2header utility.
 * Created from SOPC Builder system 'soc_system' in
 * file './soc system.sopcinfo'.
 ^{\star} This file contains macros for module 'hps_0' and devices
 * connected to the following masters:
    h2f axi master
   h2f lw axi master
 ^{\star} Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 * Instead, use the system header file which has macros with unique names.
 * Macros for device 'SEG7 IF 0', class 'SEG7 IF'
 * The macros are prefixed with 'SEG7 IF 0 '.
 * The prefix is the slave descriptor.
#define SEG7 IF 0 COMPONENT TYPE SEG7 IF
#define SEG7 IF 0 COMPONENT NAME SEG7 IF 0
#define SEG7_IF_0_BASE 0x0
#define SEG7_IF_0_SPAN 64
#define SEG7_IF_0_END 0x3f
* Macros for device 'sw pio', class 'altera avalon pio'
 * The macros are prefixed with 'SW PIO '.
 ^{\star} The prefix is the slave descriptor.
#define SW PIO COMPONENT TYPE altera avalon pio
#define SW PIO COMPONENT NAME sw pio
#define SW PIO BASE 0x20
#define SW_PIO_SPAN 32
#define SW PIO END 0x3f
#define SW_PIO_BIT_CLEARING EDGE REGISTER 0
#define SW_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SW_PIO_CAPTURE 0
```

#define SW PIO DATA WIDTH 10

#define SW_PIO_EDGE_TYPE NONE
#define SW_PIO_FREQ 50000000
#define SW_PIO_HAS_IN 1
#define SW_PIO_HAS_OUT 0
#define SW_PIO_HAS_TRI 0
#define SW_PIO_IRQ_TYPE NONE
#define SW_PIO_RESET_VALUE 0

#define SW_PIO_DO_TEST_BENCH_WIRING 0
#define SW_PIO_DRIVEN_SIM_VALUE 0

```
* Macros for device 'led_pio', class 'altera_avalon_pio'

* The macros are prefixed with 'LED_PIO_'.

* The prefix is the slave descriptor.

*/

#define LED_PIO_COMPONENT_TYPE altera_avalon_pio

#define LED_PIO_COMPONENT_NAME led_pio

#define LED_PIO_BASE 0x30

#define LED_PIO_BASE 0x30

#define LED_PIO_BASE 0x30

#define LED_PIO_BIT_CLEARING_EDGE_REGISTER 0

#define LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0

#define LED_PIO_BIT_MODIFYING_OUTPUT_REGISTER 0

#define LED_PIO_DATA_WIDTH 10

#define LED_PIO_DATEST_BENCH_WIRING 0

#define LED_PIO_DO_TEST_BENCH_WIRING 0

#define LED_PIO_DO_TEST_BENCH_WIRING 0

#define LED_PIO_EDGE_TYPE NONE

#define LED_PIO_FREQ_50000000

#define LED_PIO_HAS_IN 0

#define LED_PIO_HAS_IN 0

#define LED_PIO_HAS_TRI 0

#define LED_PIO_RESET_VALUE 0

#endif /* _ALTERA_HPS_0_H_ */
```

Appendix B: VHDL Code for Quartus II 14.0

a) Code Modified by Student

LED HEX FPGA.vhd

```
-- HED LED FPGA Tutorial
-- Lab 3
-- COE838 Systems-on-Chip Design
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
ENTITY LED HEX FPGA IS
       PORT ( CLOCK 50, HPS DDR3 RZQ, HPS ENET RX CLK, HPS ENET RX DV
                                                                           : IN
STD LOGIC;
                 HPS DDR3 ADDR
                                                                           : OUT
STD LOGIC VECTOR(14 DOWNTO 0);
                 HPS DDR3 BA
                                                                           : OUT
STD LOGIC VECTOR(2 DOWNTO 0);
                 HPS DDR3 CS N
                                                                                   : OUT
STD LOGIC;
                 HPS_DDR3_CK_P, HPS_DDR3_CK_N, HPS_DDR3_CKE
                                                                          : OUT STD LOGIC;
                                                                           : IN STD LOGIC;
                 HPS USB DIR, HPS USB NXT, HPS USB CLKOUT
                HPS ENET RX DATA
                                                                           : TN
STD_LOGIC_VECTOR(3 DOWNTO 0);
                 HPS SD DATA, HPS DDR3 DQS N, HPS DDR3 DQS P
                                                                                   : INOUT
STD_LOGIC_VECTOR(3 DOWNTO 0);
                HPS ENET MDIO
                                                                                   : INOUT
STD_LOGIC;
                HPS USB DATA
                                                                           : INOUT
STD LOGIC VECTOR(7 DOWNTO 0);
                 HPS DDR3 DQ
                                                                           : INOUT
STD LOGIC VECTOR(31 DOWNTO 0);
                 HPS SD CMD
                                                                           : INOUT STD LOGIC;
                 HPS ENET_TX_DATA, HPS_DDR3_DM
                                                                                  : OUT
STD_LOGIC_VECTOR(3 DOWNTO 0);
                HPS_DDR3_ODT, HPS_DDR3_RAS_N, HPS_DDR3_RESET_N
HPS_DDR3_CAS_N, HPS_DDR3_WE_N
                                                                          : OUT STD LOGIC;
                                                                                   : OUT
STD LOGIC;
                 HPS ENET MDC, HPS ENET TX EN
                                                                                   : OUT
STD LOGIC;
                 LEDR
                                                                           : OUT
STD LOGIC VECTOR(9 DOWNTO 0);
                 HEXO, HEX1, HEX2, HEX3, HEX4, HEX5
                                                                           : BUFFER
STD LOGIC VECTOR(6 DOWNTO 0);
                HPS USB STP, HPS SD CLK, HPS ENET GTX CLK
                                                                           : OUT STD LOGIC;
                                                                                  : IN
STD LOGIC VECTOR(9 DOWNTO 0));
END LED HEX FPGA;
ARCHITECTURE Behaviour OF LED HEX FPGA IS
       --instantiate the soc systtem component here
   component soc system is
       port (
            clk clk
                                               : in std logic
                                                                                    := 'X';
-- clk
           hps_0_h2f_reset_reset n
                                              : out std logic;
-- reset n
           hps_io_hps_io_emacl_inst_TX_CLK : out std logic;
-- hps_io_emac1_inst_TX_CLK
           hps_io_hps_io_emac1_inst_TXD0
                                             : out std logic;
-- hps_io_emac1_inst TXD0
hps_io_hps_io_emac1_inst_TXD1
-- hps_io_emac1_inst_TXD1
                                             : out std logic;
           hps_io_hps_io_emac1_inst_TXD2
                                             : out std logic;
-- hps io emac1 inst TXD2
```

```
hps io hps io emac1 inst TXD3
                                                 : out
                                                         std logic;
-- hps_io_emac1_inst_TXD3
            hps io hps io emac1 inst RXD0
                                                                                        := 'X';
                                                 : in
                                                         std logic
-- hps io emac1 inst RXD0
            hps io hps io emac1 inst MDIO
                                                 : inout std logic
                                                                                        := 'X';
-- hps_io_emac1_inst_MDIO
            hps_io_hps_io_emac1_inst_MDC
                                                         std logic;
                                                 : out
-- hps io emac1 inst MDC
            hps_io_hps_io_emac1_inst_RX_CTL
                                                                                         := 'X';
                                                 : in
                                                         std logic
-- hps io emac1 inst RX CTL
            hps_io_hps_io emac1 inst TX CTL
                                                         std logic;
                                                 : out
-- hps_io_emac1_inst_TX_CTL
hps_io_hps_io_emac1_inst_RX_CLK
-- hps_io_emac1_inst_RX_CLK
                                                         std logic
                                                 : in
                                                                                         := 'X';
            hps io hps io emac1 inst RXD1
                                                 : in
                                                         std logic
                                                                                         := 'X';
-- hps_io_emacl_inst_RXD1
hps_io_hps_io_emac1_inst_RXD2 -- hps_io_emac1_inst_RXD2
                                                         std logic
                                                                                           'X';
                                                 : in
            hps_io_hps_io_emac1 inst RXD3
                                                 : in
                                                         std logic
                                                                                         := 'X';
-- hps_io_emac1_inst_RXD3
                                                                                         := 'X';
            hps_io_hps_io_sdio_inst_CMD
                                                 : inout std logic
-- hps io sdio inst CMD
            hps_io_hps_io_sdio_inst_D0
                                                 : inout std logic
                                                                                         := 'X';
-- hps io sdio inst DO
            hps_io_hps_io_sdio_inst_D1
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_sdio_inst_D1
            hps_io_hps_io_sdio_inst_CLK
                                                 : out
                                                         std logic;
-- hps_io_sdio_inst_CLK
            hps io hps io sdio inst D2
                                                 : inout std logic
                                                                                         := 'X';
-- hps io sdio inst D2
            hps io hps io sdio inst D3
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_sdio_inst_D3
            hps io hps io usb1 inst D0
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_usb1_inst_D0
            hps_io_hps_io_usb1_inst_D1
                                                 : inout std logic
                                                                                         := 'X';
-- hps io usb1 inst D1
            hps_io_hps_io_usb1_inst_D2
                                                                                         := 'X';
                                                 : inout std logic
-- hps io usb1 inst D2
            hps_io_hps_io_usb1_inst_D3
                                                 : inout std logic
                                                                                         := 'X';
-- hps io usb1 inst D3
            hps_io_hps_io_usb1_inst_D4
                                                 : inout std logic
                                                                                         := 'X';
-- hps io usb1 inst D4
            hps io hps io usb1 inst D5
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_usb1_inst_D5
            hps io hps io usb1 inst D6
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_usb1_inst_D6
            hps io hps io usb1 inst D7
                                                 : inout std logic
                                                                                         := 'X';
-- hps io usb1 inst D7
            hps_io_hps_io_usb1_inst_CLK
                                                         std logic
                                                                                         := 'X';
                                                 : in
-- hps_io usb1 inst CLK
            hps io hps io usb1 inst STP
                                                 : out
                                                         std logic;
-- hps_io_usb1_inst_STP
                                                                                         := 'X';
            hps_io_hps_io_usb1_inst_DIR
                                                 : in
                                                         std logic
-- hps io usb1 inst DIR
            hps_io_hps_io_usb1_inst NXT
                                                         std logic
                                                                                        := 'X';
                                                 : in
-- hps io usb1 inst NXT
            memory mem a
                                                 : out
                                                         std logic vector(14 downto 0);
-- mem a
                                                         std logic vector(2 downto 0);
            memory mem ba
                                                 : out
-- mem ba
            memory mem ck
                                                         std logic;
                                                 : out
-- mem ck
            memory mem ck n
                                                 : out
                                                         std logic;
-- mem ck n
            memory mem cke
                                                 : out
                                                         std logic;
-- mem cke
                                                         std logic;
            memory mem cs n
                                                 : out
-- mem cs n
            memory mem ras n
                                                 : out.
                                                         std logic;
-- mem ras n
```

```
std logic;
             memory mem cas n
                                                    : out
-- mem_cas_n
             memory mem we n
                                                    : out
                                                             std logic;
-- mem we n
             memory mem reset n
                                                    : out
                                                             std logic;
-- mem reset n
                                                    : inout std logic vector(31 downto 0) := (others
             memory mem dq
=> 'X'); -- mem dq
                                                    : inout std logic vector(3 downto 0) := (others
             memory mem dqs
=> 'X'); -- mem dqs
             memory mem_dqs_n
                                                    : inout std logic vector(3 downto 0) := (others
=> 'X'); --
             mem dqs n
             memory mem odt
                                                    : out
                                                             std logic;
-- mem odt
             memory mem dm
                                                             std logic vector(3 downto 0);
                                                    : out
-- mem dm
                                                             std logic
                                                                                               := 'X';
             memory oct rzqin
                                                    : in
-- oct_rzqin
             reset reset n
                                                    : in
                                                             std logic
                                                                                               := 'X';
-- reset n
             -- export
             seg7_if_0_conduit_end_export
                                                    : out std_logic_vector(47 downto 0);
-- export
                                 sw pio external connection export : in std logic vector(9
downto 0) := (others => 'X') -- export
        );
    end component soc system;
        --SIGNALS instantiated here
        SIGNAL hex5 tmp, hex4 tmp, hex3 tmp, hex2 tmp, hex1 tmp, hex0 tmp,
hps 0 h2f reset reset n :
        STD LOGIC;
        BEGIN
        --port map soc_system here
        u0 : component soc system
                           port map (
                                         clk clk => CLOCK 50,
                                         reset_reset_n => '1', memory_mem_a => HPS_DDR3_ADDR,
memory_mem_ba => HPS_DDR3_BA,
                                         memory mem ck => HPS DDR3 CK P,
                                         memory_mem_ck_n \Rightarrow HPS_DDR3 CK N,
                                         memory mem cke => HPS DDR3 CKE,
                                         memory_mem_cs_n => HPS DDR3 CS N,
                                         memory mem ras n => HPS DDR3 RAS N,
                                         memory mem cas n => HPS DDR3 CAS N,
                                         memory mem we n => HPS DDR3 WE N,
                                         memory mem reset n => HPS DDR3 RESET N,
                                         memory_mem_dq => HPS DDR3 DQ,
                                         memory mem dqs => HPS DDR3 DQS P,
                                         memory_mem_dqs_n => HPS DDR3 DQS N,
                                         memory mem odt => HPS DDR3 ODT,
                                         memory_mem_dm => HPS_DDR3_DM,
                                         memory oct rzqin => HPS DDR3 RZQ,
                                          hps io hps io emac1 inst TX CLK => HPS ENET GTX CLK,
                                         hps_io_hps_io_emacl_inst_TXDO => HPS_ENET_TX_DATA(0), hps_io_hps_io_emacl_inst_TXDO => HPS_ENET_TX_DATA(1), hps_io_hps_io_emacl_inst_TXDO => HPS_ENET_TX_DATA(2),
                                          hps io hps io emac1 inst TXD3 => HPS ENET TX DATA(3),
                                         hps_io_hps_io_emac1_inst_RXD0 => HPS_ENET_RX_DATA(0), hps_io_hps_io_emac1_inst_MDIO => HPS_ENET_MDIO,
                                          hps io hps io emac1 inst MDC => HPS ENET MDC,
                                         hps_io_hps_io_emac1_inst_RX_CTL => HPS ENET RX DV,
                                         hps_io_hps_io_emacl_inst_TX_CTL => HPS_ENET_TX_EN,
hps_io_hps_io_emacl_inst_RX_CLK => HPS_ENET_RX_CLK,
                                          hps io hps io emac1 inst RXD1 => HPS ENET RX DATA(1),
                                         hps_io_hps_io_emac1_inst_RXD2 => HPS_ENET_RX_DATA(2), hps_io_hps_io_emac1_inst_RXD3 => HPS_ENET_RX_DATA(3),
                                         hps io hps io sdio inst CMD => HPS SD CMD,
```

```
hps io hps io sdio inst DO => HPS SD DATA(0),
                                                  hps_io_hps_io_sdio_inst_D1 => HPS_SD_DATA(1), hps_io_hps_io_sdio_inst_CLK => HPS_SD_CLK,
                                                  hps_io_hps_io_sdio inst D2 => HPS SD DATA(2),
                                                  hps io hps io sdio inst D3 => HPS SD DATA(3),
                                                  hps_io_hps_io_usb1_inst_D0 => HPS_USB_DATA(0), hps_io_hps_io_usb1_inst_D1 => HPS_USB_DATA(1),
                                                  hps io hps io usb1 inst D2 => HPS USB DATA(2),
                                                  hps_io_hps_io_usbl_inst_D3 => HPS_USB_DATA(3),
hps_io_hps_io_usbl_inst_D4 => HPS_USB_DATA(4),
hps_io_hps_io_usbl_inst_D5 => HPS_USB_DATA(5),
                                                  hps_io_hps_io_usb1_inst_D6 => HPS_USB_DATA(6),
                                                  hps_io_hps_io_usb1_inst_D7 => HPS_USB_DATA(7), hps_io_hps_io_usb1_inst_CLK => HPS_USB_CLKOUT,
                                                  hps io hps io usb1 inst STP => HPS USB STP,
                                                  hps_io_hps_io_usb1_inst_DIR =>
HPS USB DIR, hps io hps io usb1 inst NXT => HPS USB NXT,
                                                  hps_0_h2f_reset_reset_n => hps_0_h2f_reset_reset_n,
                                                  led pio external connection export => LEDR,
                                                  seg7_if_0_conduit_end_export(47) => hex5_tmp,
seg7_if_0_conduit_end_export(46_DOWNTO_40) => HEX5,
                                                  seg7 if 0 conduit end export(39) =>hex4 tmp,
                                                  seg7_if_0_conduit_end_export(38 DOWNTO 32)=>HEX4,
                                                  seg7_if_0_conduit_end_export(31) =>hex3_tmp,
seg7_if_0_conduit_end_export(30 DOWNTO 24)=>HEX3,
                                                  seg7_if_0_conduit_end_export(23) =>hex2_tmp,
                                                  seg7_if_0_conduit_end_export(22 DOWNTO 16) => HEX2,
seg7_if_0_conduit_end_export(15) => hex1_tmp,
                                                  seg7 if 0 conduit end export(14 DOWNTO 8) => HEX1,
                                                  seg7_if_0_conduit_end_export(7) => hex0_tmp,
                                                  seg7 if 0 conduit end export(6 DOWNTO 0) =>HEX0,
                                                  sw_pio_external_connection_export => SW
                                );
End Behaviour;
```

b) Unmodified Code given for Lab

The rest of the code given for the lab contains many files, and would make this report even longer. To keep this report short, the rest of the code shall be submitted in a .zip file along with this report.

Appendix C: QSys Setup




Figure 1. QSys system with connections to IP blocks for 7-segment displays, LEDs, and switches.