Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	
Instructor:	
Assignment/Lab Number:	
Assignment/Lab Title:	
Submission Date:	
Due Date:	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*

<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>

# Contents

Design of Custom IP	2
Appendix A: C Code for Custom IP	2
main.c	2
hps_0.h	6
Appendix B: VHDL Code and Setup for Custom IP	7
custom_ip.vhdl	7
soc_system.vhd	12
div.qip	36
div.vhd	36
div_unit.vhd	39
div_control.vhd	40
div_data.vhd	42
Appendix C: Supporting Files (given by lab)	44
pin_assignment_DE1-SoC.tcl	44
mult.qip	56
mult.vhd	56
mult_unit.vhd	59
mult_control.vhd	60
mult_data_vhd	62

## Design of Custom IP

Two modules have been selected to be used in the custom IP for Lab 4, the "LPM\_MULT" and "LPM\_DIVIDE" modules from the Altera based IP Core catalog in Quartus II 14.0. Each module was created as "mult.vhd" and "div.vhd", respectively.

The "mult.vhd" module multiplies two 8 bit input numbers together to produce a 16 bit output number. It has asynchronous input signals for enabling and clearing the module. It has a pipeline that takes 3 cycles to process an instruction. The "mult\_unit.vhd" module produces a "done" signal after 3 clock cycles have passed from starting an operation with the "mult.vhd" module. The "mult\_control.vhd" and "mult\_data.vhd" modules are AXI bridge devices that interact with the respective control and data signals of "mult\_unit.vhd".

The "div.vhd" module divides an 8 bit numerator by an 8 bit denominator to produce an 8 bit quotient and an 8 bit remainder. It has asynchronous input signals for enabling and clearing the module. It has a pipeline that takes 4 cycles to process an instruction. The "div\_unit.vhd" module produces a "done" signal after 4 clock cycles have passed from starting an operation with the "div.vhd" module. The "div\_control.vhd" and "div\_data.vhd" modules are AXI bridge devices that interact with the respective control and data signals of "div\_unit.vhd".

The C program interacts with the devices on the AXI bridge to perform 255 multiplication and division tests. It tests if each output matches an expected result for all possible 8 bit inputs.

## Appendix A: C Code for Custom IP

#### main.c

```
/* COE838 - System-on-Chip
* Lab 4 - Custom IP for HPS/FPGA Systems
* main.c
 * Created on: 2014-11-15
 * Author: Anita Tino
#include <stdio.h>
#include <stdlib.h>
#include <unistd.h>
#include <fcntl.h>
#include <time.h>
#include <sys/mman.h>
#include "hwlib.h"
#include "socal/socal.h"
#include "socal/hps.h"
#include "socal/alt_gpio.h"
#include "hps_0.h"
#define LW SIZE 0x00200000
```

```
#define LWHPS2FPGA BASE 0xff200000
volatile uint32 t *mult control = NULL;
volatile uint32 t *mult data = NULL;
volatile uint32 t *div control = NULL;
volatile uint32_t *div_data = NULL;
int mult success, mult total;
int div success, div total;
void reset system(){
       alt write word(mult control+1, 0x1); //assert mult reset
       while(!(alt read word(mult control+1) & 0x1));
       printf("MULT Reset done. Deasserting signal\n");
       while((alt read word(mult control+1) & 0x1));//deassert mult reset
       alt write word(div control+1, 0x1); //assert div reset
       while(!(alt_read_word(div_control+1) & 0x1));
       printf("DIV Reset done. Deasserting signal\n");
       while((alt read word(div control+1) & 0x1));//deassert div reset
void copy to input(uint32 t a, uint32 t b) {
       alt_write_word(mult_data, a); //write input A to MULT unit
       alt write word(mult data+1, b); //write input B to MULT unit
       //start conversion
       alt_write_word(mult_control, 0x00000001);
       //double check that div start was asserted
       while(!(alt read word(mult control) & 0x1));
       printf("MULT Start successful\n");
       alt_write_word(div_data, b); //write denominator to DIV unit
       alt write word(div data+1, a); //write numerator to DIV unit
       //start conversion
       alt write word(div control, 0x00000001);
                                                     //write 1 to DIV start
       //double check that div start was asserted
       while(!(alt read word(div control) & 0x1));
       printf("DIV Start successful\n");
}
void copy_output(){
       uint32 t word, op1, op2;
       //wait for MULT done
       printf("waiting for MULT done\n");
       while(!(alt read word(mult control+2) & 0x1));
       printf("MULT conversion done\n");
       word = alt read word(mult data+0);
       op1 = alt read word(mult data+1);
       op2 = alt_read_word(mult_data+2);
       printf("0x808x * 0x808x = 0x808x. [Expected] 0x808x\n", op1, op2, word, (op1*op2)); if(word == (op1*op2)){
               printf("[SUCCESSFUL]\n");
               mult success++;
       }else{
               printf("[FAILED]\n");
       mult total++;
       printf("----\n");
       uint32_t quotient, remainder, denominator, numerator;
       uint32 t expected q, expected r;
       //wait for DIV done
```

```
printf("waiting for DIV done\n");
       while(!(alt read word(div control+2) & 0x1));
       printf("DIV conversion done\n");
       quotient = alt read word(div data+0);
       remainder = alt read word(div data+1);
       denominator = alt_read_word(div_data+2);
       numerator = alt read word(div data+3);
       if(denominator == 0){
              expected_q = 0x0000FFFFF; //max value for 16 bit word
              expected r = numerator;
       else{
              expected q = ((uint16 t)numerator) / ((uint16 t)denominator);
              expected r = numerator % denominator;
       }
       printf("0x\%08x / 0x\%08x = 0x\%08x + r0x\%08x. [Expected] 0x\%08x + r0x\%08x\n", numerator,
denominator, quotient, remainder, expected_q, expected_r);
       if((quotient == expected q) && (remainder == expected r)){
              printf("[SUCCESSFUL]\n");
              div_success++;
       }else{
              printf("[FAILED]\n");
       div total++;
       printf("----\n");
int main(int argc, char **argv){
       int fd, i, j;
       void *virtual base;
      mult success = 0; mult total = 0;
       //map address space of fpga for software to access here
       if((fd = open("/dev/mem", ( O RDWR | O SYNC ) ) ) == -1 ) {
              printf( "ERROR: could not open \"/dev/mem\"...\n" );
              return(1);
       }
       virtual base = mmap( NULL, LW SIZE, ( PROT READ | PROT WRITE ), MAP SHARED, fd,
LWHPS2FPGA BASE);
       if( virtual base == MAP FAILED ) {
              printf( "ERROR: mmap() failed...\n" );
              close( fd );
              return(1);
       }
       //initialize the addresses
       mult control = virtual base + ((uint32 t) (MULT CONTROL 0 BASE));
       mult_data = virtual_base + ((uint32_t)(MULT_DATA_0_BASE));
       div control = virtual base + ((uint32 t)(DIV CONTROL 0 BASE));
       div_data = virtual_base + ((uint32_t)(DIV_DATA_0_BASE));
       printf("---->Finished initializing HPS/FPGA system<-----\n");</pre>
       for (i = 0; i < 16; i++) {
              for (j = 0; j < 16; j++) {
                     printf("----\n", i, j);
                     reset system();
                     copy_to_input((uint32_t)i, (uint32_t)j);
                     copy output();
              }
       }
       printf("[MULT TEST PASSED] %d/%d\n", mult_success, mult_total);
       printf("[DIV TEST PASSED] %d/%d\n", div success, div total);
       // clean up our memory mapping and exit
       if( munmap( virtual base, LW SIZE) != 0 ) {
```

## hps 0.h

```
#ifndef ALTERA HPS 0 H
#define ALTERA HPS 0 H
 * This file was automatically generated by the swinfo2header utility.
 * Created from SOPC Builder system 'soc system' in
 * file './soc_system.sopcinfo'.
 * This file contains macros for module 'hps 0' and devices
 ^{\star} connected to the following masters:
    h2f axi master
   h2f_lw_axi_master
 ^{\star} Do not include this header file and another header file created for a
 * different module or master group at the same time.
 * Doing so may result in duplicate macro names.
 ^{\star} Instead, use the system header file which has macros with unique names.
 * Macros for device 'div data 0', class 'div data'
 * The macros are prefixed with 'DIV DATA 0 '.
 * The prefix is the slave descriptor.
#define DIV DATA 0 COMPONENT TYPE div data
#define DIV DATA 0 COMPONENT NAME div data 0
#define DIV DATA 0 BASE 0x0
#define DIV_DATA_0_SPAN 64
#define DIV DATA 0 END 0x3f
* Macros for device 'div_control_0', class 'div_control'
* The macros are prefixed with 'DIV_CONTROL_0_'.
 * The prefix is the slave descriptor.
#define DIV CONTROL 0 COMPONENT TYPE div control
#define DIV CONTROL 0 COMPONENT NAME div control 0
#define DIV_CONTROL_0_BASE 0x40
#define DIV_CONTROL_0_SPAN 64
#define DIV CONTROL 0 END 0x7f
* Macros for device 'mult control 0', class 'mult control'
 * The macros are prefixed with 'MULT CONTROL 0 '.
 * The prefix is the slave descriptor.
#define MULT CONTROL 0 COMPONENT TYPE mult control
#define MULT CONTROL 0 COMPONENT NAME mult control 0
#define MULT_CONTROL_0_BASE 0x80
#define MULT CONTROL 0 SPAN 64
#define MULT CONTROL 0 END 0xbf
* Macros for device 'mult_data_0', class 'mult_data'
 * The macros are prefixed with 'MULT DATA 0 '.
 * The prefix is the slave descriptor.
#define MULT_DATA_0_COMPONENT_TYPE mult_data
#define MULT DATA 0 COMPONENT NAME mult data 0
#define MULT_DATA_0_BASE 0xc0
#define MULT_DATA_0_SPAN 64
#define MULT DATA 0 END 0xff
#endif /* ALTERA HPS 0 H */
```

# Appendix B: VHDL Code and Setup for Custom IP custom ip.vhdl

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
ENTITY custom ip IS
       PORT ( CLOCK 50, HPS DDR3 RZQ, HPS ENET RX CLK, HPS ENET RX DV
                                                                                     : IN
STD LOGIC;
                 HPS DDR3 ADDR
                                                                              · OUT
STD_LOGIC_VECTOR(14 DOWNTO 0);
                 HPS DDR3 BA
                                                                              : OUT
STD LOGIC VECTOR(2 DOWNTO 0);
                 HPS DDR3 CS N
                                                                                      : OUT
STD LOGIC;
                 HPS DDR3 CK P, HPS DDR3 CK N, HPS DDR3 CKE
                                                                             : OUT STD LOGIC;
                 HPS_USB_DIR, HPS_USB_NXT, HPS_USB_CLKOUT
HPS_ENET_RX_DATA
                                                                             : IN STD_LOGIC;
                                                                              : TN
STD_LOGIC_VECTOR(3 DOWNTO 0);
                 HPS SD DATA, HPS DDR3 DQS N, HPS DDR3 DQS P
                                                                                      : INOUT
STD LOGIC VECTOR (3 DOWNTO 0);
                 HPS ENET MDIO
                                                                                      : INOUT
STD LOGIC;
                 HPS USB DATA
                                                                              : INOUT
STD LOGIC VECTOR(7 DOWNTO 0);
                 HPS DDR3 DQ
                                                                              : INOUT
STD LOGIC VECTOR(31 DOWNTO 0);
                 HPS_SD_CMD
HPS_ENET_TX_DATA, HPS_DDR3_DM
                                                                              : INOUT STD LOGIC;
                                                                                     : OUT
STD LOGIC VECTOR(3 DOWNTO 0);
                 HPS_DDR3_ODT, HPS_DDR3_RAS_N, HPS DDR3 RESET N
                                                                             : OUT STD LOGIC;
                 HPS DDR3 CAS N, HPS DDR3 WE N
                                                                                      : OUT
STD LOGIC;
                 HPS ENET MDC, HPS ENET TX EN
                                                                                      : OUT
STD LOGIC;
                 HPS USB STP, HPS SD CLK, HPS ENET GTX CLK
                                                                      : OUT STD LOGIC);
END custom ip;
ARCHITECTURE Behaviour OF custom ip IS
       --instantiate the soc systtem component here
    component soc system is
       port (
                                                          std logic
                                                                                         := 'X';
            clk clk
                                                  : in
-- clk
            hps 0 h2f reset reset n
                                                 : out
                                                          std logic;
-- reset n
            hps io hps io emac1 inst TX CLK
                                                 : out
                                                          std logic;
-- hps io emac1 inst TX CLK
            hps_io_hps_io_emac1_inst TXD0
                                                          std logic;
                                                 : out
-- hps io emac1 inst TXD0
            hps io hps_io_emac1_inst_TXD1
                                                          std logic;
                                                  : out
-- hps_io_emac1_inst_TXD1
hps_io_hps_io_emac1_inst_TXD2
-- hps_io_emac1_inst_TXD2
                                                  : out
                                                          std logic;
            hps io hps io emac1 inst TXD3
                                                          std logic;
                                                 : out
-- hps_io_emac1_inst_TXD3
hps_io_hps_io_emac1_inst_RXD0
-- hps_io_emac1_inst_RXD0
                                                          std logic
                                                                                         := 'X';
                                                  : in
            hps io hps io emac1 inst MDIO
                                                 : inout std logic
                                                                                         := 'X';
-- hps_io_emacl_inst_MDIO
            hps_io_hps_io_emac1_inst_MDC
                                                          std logic;
                                                 : out
-- hps_io emac1 inst MDC
            hps_io_hps_io_emac1_inst_RX_CTL
                                                                                         := 'X';
                                                          std logic
                                                 : in
-- hps io emac1 inst RX CTL
            hps io hps io emac1 inst TX CTL
                                                          std logic;
                                                 : out
-- hps_io_emac1_inst_TX_CTL
```

```
hps io hps io emac1 inst RX CLK
                                                : in
                                                        std logic
                                                                                       := 'X';
-- hps_io_emac1_inst_RX_CLK
           hps_io_hps_io_emac1_inst_RXD1
                                                : in
                                                        std logic
                                                                                       := 'X';
-- hps io emac1 inst RXD1
           hps io hps io emac1 inst RXD2
                                                : in
                                                        std logic
                                                                                       := 'X';
-- hps_io_emac1_inst_RXD2
           hps io hps io emac1 inst RXD3
                                                : in
                                                        std logic
                                                                                       := 'X';
-- hps io emac1 inst RXD3
           hps_io_hps_io_sdio_inst_CMD
                                                                                       := 'X';
                                                : inout std logic
-- hps io sdio inst CMD
           hps_io_hps_io_sdio_inst_D0
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_sdio_inst_D0
           hps_io_hps_io_sdio_inst_D1
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_sdio_inst_D1
           hps io hps io sdio inst CLK
                                                : out
                                                        std logic;
-- hps_io_sdio_inst_CLK
           hps io hps io sdio inst D2
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_sdio_inst_D2
           hps io hps io sdio inst D3
                                                : inout std logic
                                                                                       := 'X';
-- hps io sdio inst D3
           hps io hps io usb1 inst D0
                                                : inout std logic
                                                                                       := 'X';
-- hps io usb1 inst D0
           hps_io_hps_io_usb1_inst_D1
                                                : inout std logic
                                                                                       := 'X';
-- hps io usb1 inst D1
           hps io hps io usb1 inst D2
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_usb1_inst_D2
           hps_io_hps io usb1 inst D3
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_usb1 inst D3
           hps io hps io usb1 inst D4
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_usb1_inst_D4
           hps io hps io usb1 inst D5
                                                : inout std logic
                                                                                       := 'X';
-- hps_io_usb1_inst_D5
           hps io hps io usb1 inst D6
                                                : inout std logic
                                                                                       := 'X';
-- hps io usb1 inst D6
           hps io hps io usb1 inst D7
                                                : inout std logic
                                                                                       := 'X';
-- hps io usb1 inst D7
                                                                                       := 'X';
           hps io hps io usb1 inst CLK
                                                        std logic
                                                : in
-- hps io usb1 inst CLK
           hps io hps io usb1 inst STP
                                                        std logic;
                                                : out
-- hps io usb1 inst STP
           hps_io_hps_io_usb1_inst_DIR
                                                        std logic
                                                                                       := 'X';
                                                : in
-- hps io usb1 inst DIR
           hps io hps io usb1 inst NXT
                                                         std logic
                                                                                       := 'X';
                                                : in
-- hps_io_usb1_inst_NXT
           memory mem a
                                                : out
                                                         std logic vector(14 downto 0);
-- mem a
           memory mem ba
                                                : out
                                                         std logic vector(2 downto 0);
-- mem ba
                                                         std logic;
           memory mem ck
                                                : out
-- mem ck
           memory mem ck n
                                                : out
                                                         std logic;
-- mem ck n
           memory mem cke
                                                : out
                                                         std logic;
-- mem cke
                                                         std logic;
           memory mem cs n
                                                : out
-- mem_cs_n
           memory mem ras n
                                                : out
                                                         std logic;
-- mem ras n
                                                         std logic;
           memory mem cas n
                                                : out
-- mem_cas_n
           memory mem we n
                                                         std logic;
                                                : out
-- mem we n
                                                        std logic;
           memory mem reset n
                                                : out
-- mem reset n
                                                : inout std logic vector(31 downto 0) := (others
           memory mem dq
  'X'); -- mem dq
                                                : inout std logic vector(3 downto 0) := (others
           memory mem dqs
  'X'); -- mem dqs
                                                : inout std logic vector(3 downto 0) := (others
           memory_mem_dqs_n
=> 'X'); -- mem dqs n
```

```
memory mem odt
                                                          std logic;
                                                 : out
-- mem_odt
                                                          std_logic_vector(3 downto 0);
            memory_mem_dm
                                                 : out
-- mem dm
            memory oct rzqin
                                                 : in
                                                          std logic
                                                                                         := 'X';
-- oct rzqin
                                                          std logic
                                                                                         := 'X';
            reset reset n
                                                 : in
-- reset n
                                                          std logic vector(31 downto 0);
            mult_data_0_mult_data_m_in1
                                                 : out
-- m in1
            mult data 0 mult data m in2
                                                          std logic vector(31 downto 0);
                                                 : out
-- m_in2
                                                          std logic vector(31 downto 0) := (others
            mult data 0 mult data m result
                                                 : in
=> 'X'); -- m_result
            mult control 0 mult control m start : out
                                                          std logic vector(31 downto 0);
-- m start
            mult control 0 mult control m reset : out
                                                          std logic vector(31 downto 0);
-- m_reset
                                                          std logic vector(31 downto 0) := (others
            mult control 0 mult control m done : in
=> 'X'); -- m done
                              div control 0 div control d start : out std logic vector(31
                               -- \overline{d} start
downto 0);
            div_control_0_div_control_d_reset
                                                          std_logic_vector(31 downto 0);
                                                 : out
-- d reset
                                                          std logic vector(31 downto 0) := (others
            div_control_0_div_control_d_done
                                                 : in
=> 'X'); --
            d done
            div data 0 div data d denom
                                                          std logic vector(31 downto 0);
                                                 : out
-- d denom
            div_data_0_div_data_d_numer
                                                          std logic vector(31 downto 0);
                                                 : out
-- d numer
            div data 0 div data d quot
                                                          std logic vector(31 downto 0) := (others
                                                 : in
  'X'); -- d quot
                                                          std logic vector(31 downto 0) := (others
            div data 0 div data d rem
                                                 : in
=> 'X')
        -- d rem
        );
    end component soc system;
       component mult unit is
               PORT( \overline{clk}, reset, enable
                                                      : IN STD LOGIC;
                              mult a, mult b
                                                                             : IN
STD LOGIC VECTOR(15 DOWNTO 0);
                              mult done
                                                                                     : OUT
STD LOGIC;
                                                                                     : OUT
                              mult result
STD LOGIC VECTOR(31 DOWNTO 0):= (others => '0')
                   ) ;
       end component mult unit;
       component div unit is
               PORT (
                       clk, reset, enable
                                             : IN STD LOGIC;
                       div denom, div numer : IN STD LOGIC VECTOR(15 DOWNTO 0);
                       div done
                                                                      : OUT STD LOGIC;
                       div quot, div rem
                                                      : OUT STD LOGIC VECTOR (1\overline{5} DOWNTO 0)
                       );
       end component div unit;
       --SIGNALS instantiated here
       SIGNAL reset reset n : STD LOGIC;
       SIGNAL mult in1, mult in2, mult output result
                                                          : STD LOGIC VECTOR(31 DOWNTO 0);
       SIGNAL mult_input_start, mult_input_reset
                                                             : STD LOGIC VECTOR(31 DOWNTO 0);
       SIGNAL mult done
       : STD LOGIC;
       SIGNAL div_in_d, div_in_n, div_out_q, div_out_r : STD_LOGIC_VECTOR(31 DOWNTO 0);
       SIGNAL div input start, div input reset
                                                                     : STD LOGIC VECTOR(31 DOWNTO
0);
       SIGNAL div done
       : STD LOGIC;
```

#### BEGIN

--port map soc system here

```
u0 : component soc system
         port map (
              clk clk => CLOCK 50,
                                    reset_reset_n => '1',memory_mem_a => HPS_DDR3_ADDR,
                                    memory mem ba => HPS DDR3 BA,
                                    memory_mem ck => HPS DDR3 CK P,
                                    memory_mem_ck_n => HPS_DDR3_CK_N,
                                    memory mem cke => HPS DDR3 CKE,
                                    memory_mem_cs n => HPS DDR3 CS N,
                                    memory mem ras n \Rightarrow HPS DDR3 RAS N,
                                    memory_mem_cas_n => HPS_DDR3_CAS_N,
                                    memory mem we n \Rightarrow HPS DDR3 WE N,
                                    memory_mem_reset_n => HPS_DDR3_RESET_N,
                                    memory mem dq => HPS DDR3 DQ,
                                    memory mem dqs => HPS DDR3 DQS P,
                                    \label{eq:memory_mem_dqs_n} \texttt{memory_mem_dqs_n} \; \Longrightarrow \; \texttt{HPS\_DDR3\_DQS\_N},
                                    memory mem odt => HPS DDR3 ODT,
                                    memory_mem_dm => HPS_DDR3_DM,
                                    memory oct rzqin => HPS DDR3 RZQ,
                                    hps io hps io emac1 inst TX CLK => HPS ENET GTX CLK,
                                    hps_io_hps_io_emac1_inst_TXD0 => HPS_ENET_TX_DATA(0),
                                    hps_io_hps_io_emacl_inst_TXD1 => HPS_ENET_TX_DATA(1), hps_io_hps_io_emacl_inst_TXD2 => HPS_ENET_TX_DATA(2), hps_io_hps_io_emacl_inst_TXD3 => HPS_ENET_TX_DATA(3),
                                    hps_io_hps_io_emac1_inst_RXD0 => HPS_ENET_RX_DATA(0),
                                    hps_io_hps_io_emac1_inst_MDIO => HPS_ENET_MDIO,
hps_io_hps_io_emac1_inst_MDC => HPS_ENET_MDC,
                                    hps io hps io emac1 inst RX CTL => HPS ENET RX DV,
                                    hps io hps io emac1 inst TX CTL => HPS ENET TX EN, hps io hps io emac1 inst RX CLK => HPS ENET RX CLK,
                                    hps io hps io emac1 inst RXD1 => HPS ENET RX DATA(1),
                                    hps_io_hps_io_emac1_inst_RXD2 => HPS_ENET_RX_DATA(2),
                                    hps_io_hps_io_emac1_inst_RXD3 => HPS_ENET_RX_DATA(3),
                                    hps_io_hps_io_sdio_inst_CMD => HPS_SD_CMD,
                                    hps io hps io sdio inst D0 => HPS SD DATA(0),
                                    hps_io_hps_io_sdio_inst_D1 => HPS_SD_DATA(1), hps_io_hps_io_sdio_inst_CLK => HPS_SD_CLK,
                                    hps_io_hps_io_sdio_inst_D2 => HPS_SD_DATA(2),
                                    hps_io_hps_io_sdio_inst_D3 => HPS_SD_DATA(3),
                                    hps_io_hps_io_usb1_inst_D0 => HPS_USB_DATA(0),
hps_io_hps_io_usb1_inst_D1 => HPS_USB_DATA(1),
                                    hps_io_hps_io_usb1_inst_D2 => HPS_USB_DATA(2),
                                    hps_io_hps_io_usb1_inst_D3 => HPS_USB_DATA(3), hps_io_hps_io_usb1_inst_D4 => HPS_USB_DATA(4),
                                    hps io hps io usb1 inst D5 => HPS USB DATA(5),
                                    hps_io_hps_io_usb1_inst_D6 => HPS_USB_DATA(6),
                                    hps_io_hps_io_usb1_inst_D7 => HPS_USB_DATA(7), hps_io_hps_io_usb1_inst_CLK => HPS_USB_CLKOUT,
                                    hps io hps io usb1 inst STP => HPS USB STP,
                                    hps_io_hps_io_usb1_inst_DIR => HPS_USB_DIR,
hps_io_hps_io_usb1_inst_NXT => HPS_USB_NXT,
                                    hps 0 h2f reset reset n => reset reset n,
              mult_data_0_mult_data_m_in1
                                                         => mult in1,
mult data 0 mult data.m in1
              mult_data_0_mult_data_m_in2
                                                         => mult in2,
.m in2
              mult data 0 mult data_m_result
                                                         => mult output result,
.m result
              mult control 0 mult control m start => mult input start, --
mult control 0 mult control.m start
              mult control 0 mult control m reset => mult input reset, --
.m reset
              mult done,
                                                 .m done
                    div control 0 div control d start
                                                               => div input start,
div control 0 div control.d start
```

```
div control 0 div control d reset => div input reset,
.d reset
             div_control_0_div_control_d_done
                                                    .d done
             div data 0 div data d denom
                                                    => div in d,
div_data_0_div_data_d_enom div_data_0_div_data_d_numer
                                                    => div_in_n,
.d numer
             div_data_0_div_data_d_quot
                                                    => div_out_q,
.d quot
             div_data_0_div_data_d_rem
                                                    => div_out_r
.d_rem
                m0 : component mult unit
                        port map (
                                clk => CLOCK 50,
                                reset => mult_input_reset(0),
                                enable => mult_input_start(0),
                                mult_a => mult_in1(15 DOWNTO 0),
mult_b => mult_in2(15 DOWNTO 0),
                                mult done => mult done,
                                mult_result => mult_output_result
                        );
                d0 : component div_unit
                        port map (
                                clk => CLOCK 50,
                                reset => div_input_reset(0),
                                enable => div_input_start(0),
                                div_denom => div_in_d(15 DOWNTO 0),
div_numer => div_in_n(15 DOWNTO 0),
                                div done => div done,
                                div_quot => div_out_q(15 DOWNTO 0),
div_rem => div_out_r(15 DOWNTO 0)
                        );
```

End Behaviour;

### soc system.vhd

-- soc system.vhd -- Generated using ACDS version 14.0 209 at 2022.03.10.17:09:44 library IEEE; use IEEE.std logic 1164.all; use IEEE.numeric std.all; entity soc system is port ( := '0'; clk clk : in std logic clk.clk hps\_0\_h2f\_reset\_reset\_n std logic; : out hps 0 h2f reset.reset n hps\_io\_hps\_io\_emac1\_inst\_TX\_CLK : out std logic; hps\_io.hps\_io\_emac1\_inst\_TX\_CLK hps\_io\_hps\_io\_emac1\_inst\_TXD0 : out std logic; .hps\_io\_emac1\_inst\_TXD0 hps\_io\_hps\_io\_emac1\_inst TXD1 : out std logic; .hps\_io\_emac1\_inst\_TXD1 hps\_io\_hps\_io\_emacl\_inst\_TXD2 : out std logic; .hps io emac1 inst TXD2 hps\_io\_hps\_io\_emacl\_inst TXD3 std logic; .hps\_io\_emac1\_inst TXD3 := '0'; hps io hps io emac1 inst RXD0 : in std logic .hps io emac1 inst RXD0 := '0'; hps\_io\_hps\_io\_emacl\_inst\_MDIO : inout std logic .hps\_io\_emac1\_inst\_MDIO hps\_io\_hps\_io\_emac1\_inst\_MDC : o std logic; : out .hps\_io\_emac1 inst MDC hps\_io\_hps\_io\_emac1\_inst\_RX\_CTL : in := '0'; std logic .hps\_io\_emac1\_inst\_RX\_CTL
hps\_io\_hps\_io\_emac1\_inst\_TX\_CTL : out std logic; .hps\_io\_emac1\_inst\_TX\_CTL hps\_io\_hps\_io\_emacl\_inst\_RX\_CLK : in .hps\_io\_emacl\_inst\_RX\_CLK std logic := '0'; hps\_io\_hps\_io emac1 inst RXD1 std logic := '0'; : in .hps\_io\_emac1\_inst\_RXD1 hps io hps io emac1 inst RXD2 : in std logic := '0'; .hps io emac1 inst RXD2 := '0'; hps\_io\_hps\_io\_emac1\_inst\_RXD3 : in std logic .hps\_io\_emac1\_inst\_RXD3 := '0'; hps io hps io sdio inst CMD : inout std logic .hps\_io\_sdio\_inst\_CMD hps\_io\_hps\_io\_sdio\_inst\_D0 : inout std logic := '0'; .hps io sdio inst DO hps\_io\_hps\_io\_sdio\_inst D1 := '0'; : inout std logic .hps\_io\_sdio\_inst D1 hps\_io\_hps\_io\_sdio\_inst\_CLK : out std logic; .hps\_io\_sdio\_inst\_CLK hps\_io\_hps io sdio inst D2 : inout std logic := '0'; .hps\_io\_sdio\_inst\_D2 hps io hps io sdio inst D3 : inout std logic := '0'; .hps io sdio inst D3 hps io hps io usb1 inst D0 : inout std logic := '0'; .hps\_io\_usb1\_inst D0 hps\_io\_hps\_io\_usb1\_inst\_D1 := '0'; : inout std logic .hps\_io\_usb1\_inst\_D1 := '0'; hps io hps io usb1 inst D2 : inout std logic .hps io usb1 inst D2 hps\_io\_hps\_io\_usb1\_inst\_D3 : inout std logic := '0'; .hps io usb1 inst D3 hps\_io\_hps\_io\_usb1\_inst\_D4 : inout std logic := '0'; .hps io usb1 inst D4 hps\_io\_hps\_io\_usb1\_inst\_D5 : inout std logic := '0'; .hps\_io\_usb1\_inst D5

: inout std logic

hps\_io\_hps\_io\_usb1\_inst\_D6

.hps\_io\_usb1\_inst D6

:= '0';

```
hps_io_hps_io_usb1 inst D7
                                                     : inout std logic
                                                                                              := '0';
               .hps_io_usb1_inst_D7
hps_io_hps_io_usb1_inst_CLK
                                                                                              := '0';
                                                     : in
                                                              std logic
                               .hps io usb1 inst CLK
               hps io hps io usb1 inst STP
                                                              std logic;
               .hps_io_usb1_inst_STP
hps_io_hps_io_usb1_inst_DIR
                                                                                              := '0';
                                                     : in
                                                              std logic
                               .hps io usb1 inst DIR
               hps_io_hps_io_usb1_inst_NXT
                                                     : in
                                                              std logic
                                                                                              := '0';
                               .hps io usb1 inst NXT
               memory_mem a
                                                              std logic vector(14 downto 0);
                                                     : out
                        memory.mem a
                                                              std logic vector(2 downto 0);
               memory mem ba
                                                     : out
                               .mem ba
                                                              std logic;
               memory mem ck
                                                     : out
                               .mem ck
                                                              std logic;
               memory mem ck n
                                                     : out
                               .mem_ck_n
               memory mem cke
                                                     : out
                                                              std logic;
                               .mem cke
               memory_mem_cs_n
                                                     : out
                                                              std logic;
                               .mem cs n
               memory_mem_ras_n
                                                     : out
                                                              std logic;
                               .mem ras n
                                                              std logic;
               memory mem cas n
                                                     : out
                               .mem cas n
                                                              std logic;
               memory mem we n
                                                     : out
                               .mem we n
                                                              std logic;
                                                     : out
               memory_mem_reset_n
                               .mem reset n
                                                     : inout std logic vector(31 downto 0) :=
               memory mem dq
(others => '0'); --
                                                 . \texttt{mem\_dq} \\
               memory mem dqs
                                                     : inout std logic vector(3 downto 0) :=
(others => '0'); --
                                                 .mem das
                                                     : inout std_logic_vector(3 downto 0) :=
               memory_mem_dqs_n
(others => '0'); --
                                                 .mem das n
                                                              std logic;
               memory mem odt
                                                     : out
                               .mem odt
                                                              std logic vector(3 downto 0);
               memory_mem_dm
                                                     : out
                               .mem dm
                                                                                              := '0';
                                                              std logic
               memory_oct_rzqin
                                                     : in
                               .oct rzqin
                                                              std logic
                                                                                              := '0';
               reset_reset_n
                                                     : in
                          reset.reset n
               mult data 0 mult data m in1
                                                     : out
                                                              std logic vector(31 downto 0);
         mult_data_0_mult_data.m_in1
               mult_data_0_mult_data_m_in2
                                                     : out
                                                              std logic vector(31 downto 0);
                               .m in2
               mult_data_0_mult_data_m_result
                                                              std_logic_vector(31 downto 0) :=
                                                     : in
(others => '0'); --
                                                 .m result
               mult control 0 mult control m start : out
                                                              std logic vector (31 downto 0);
-- mult control 0 mult control.m start
               mult_control_0_mult_control_m_reset : out
                                                              std logic vector(31 downto 0);
                               .m reset
               mult_control_0_mult_control_m_done : in
                                                              std logic vector(31 downto 0) :=
(others => '0'); --
                                                 .m done
               div control 0 div control d start
                                                    : out
                                                              std logic vector(31 downto 0);
     div_control_0_div_control.d_start
               div_control_0_div_control_d_reset .d_reset
                                                              std logic vector(31 downto 0);
                                                     : out
               div control 0 div control d done
                                                     : in
                                                              std logic vector(31 downto 0) :=
(others => '0'); --
                                                 .d done
               div_data_0_div_data_d_denom
                                                     : out
                                                              std_logic_vector(31 downto 0);
           div data 0 div data.d denom
               div data 0 div data d numer
                                                     : out
                                                              std logic vector(31 downto 0);
                               .d numer
               div_data_0_div_data_d_quot
                                                     : in
                                                              std logic vector(31 downto 0) :=
(others => '0'); --
                                                 .d quot
               div_data_0_div_data_d_rem
                                                     : in
                                                              std logic vector(31 downto 0) :=
(others => '0')
                                                 .d rem
       );
```

```
end entity soc system;
architecture rtl of soc system is
       component soc system hps 0 is
               generic (
                       F2S_Width : integer := 2;
S2F_Width : integer := 2
               port (
                       mem a
                                                  : out
                                                           std logic vector(14 downto 0);
-- mem a
                                                           std logic vector(2 downto 0);
                       mem ba
                                                  : out
-- mem ba
                                                           std logic;
                       mem ck
                                                  : out
-- mem ck
                                                           std logic;
                       mem ck n
                                                  : out
-- mem ck n
                                                           std logic;
                       mem_cke
                                                  : out
-- mem cke
                                                           std logic;
                       mem cs n
                                                  : out
-- mem cs n
                                                           std logic;
                       mem ras n
                                                  : out
-- mem_ras_n
                       mem cas n
                                                           std logic;
                                                  : out
-- mem cas n
                       mem_we_n
                                                  : out
                                                           std logic;
-- mem we n
                       mem reset n
                                                  : out
                                                           std logic;
-- mem reset n
                                                  : inout std logic vector(31 downto 0) := (others
                       mem dq
  'X'); -- mem dq
                                                  : inout std logic vector(3 downto 0) := (others
                       {\tt mem\_dqs}
=> 'X'); -- mem dqs
                                                  : inout std logic vector(3 downto 0) := (others
                       mem dqs n
=> 'X'); -- mem dqs n
                                                           std logic;
                       mem odt
                                                  : out
-- mem odt
                                                           std logic vector(3 downto 0);
                       mem dm
                                                  : out
-- mem dm
                       oct rzqin
                                                  : in
                                                           std logic
                                                                                           := 'X';
-- oct rzqin
                       hps io emac1 inst TX CLK : out
                                                           std logic;
-- hps io emac1 inst TX CLK
                       hps_io_emac1_inst_TXD0
                                                           std logic;
                                                  : out
-- hps io emac1 inst TXD0
                       hps_io_emac1_inst_TXD1
                                                           std logic;
                                                  : out
-- hps io emac1 inst TXD1
                       hps_io_emac1 inst TXD2
                                                           std logic;
                                                  : out
-- hps_io_emac1_inst TXD2
                       hps io emac1 inst_TXD3
                                                  : out
                                                           std logic;
-- hps io emac1 inst TXD3
                       hps_io_emac1_inst_RXD0
                                                  : in
                                                           std logic
                                                                                          := 'X';
-- hps_io_emac1_inst_RXD0
                       hps io emac1 inst MDIO
                                                  : inout std logic
                                                                                           := 'X';
-- hps_io_emac1_inst_MDIO
                       hps io emac1 inst MDC
                                                  : out
                                                           std logic;
-- hps io emac1 inst MDC
                       hps_io_emac1_inst_RX_CTL : in
                                                           std logic
                                                                                           := 'X';
-- hps io emac1 inst RX CTL
                       hps_io_emacl_inst_TX_CTL : out
                                                           std logic;
-- hps io emac1 inst TX CTL
                       hps io emac1 inst RX CLK : in
                                                           std logic
                                                                                           := 'X';
-- hps_io_emac1_inst_RX_CLK
                       hps io emac1 inst RXD1
                                                  : in
                                                           std logic
                                                                                           := 'X';
-- hps io emac1 inst RXD1
                       hps_io_emac1_inst_RXD2
                                                           std logic
                                                                                           := 'X';
                                                  : in
-- hps io emac1 inst RXD2
                       hps io emac1 inst RXD3
                                                           std logic
                                                                                           := 'X';
-- hps io emac1 inst RXD3
                       hps io sdio inst CMD
                                                  : inout std logic
                                                                                           := 'X';
-- hps io sdio inst CMD
```

```
: inout std logic
                       hps io sdio inst DO
                                                                                        := 'X';
-- hps io sdio inst D0
                       hps_io_sdio_inst_D1
                                                : inout std logic
                                                                                        := 'X';
  hps io sdio inst D1
                       hps io sdio inst CLK
                                                 : out std logic;
  hps io sdio inst CLK
                                                                                        := 'X';
                       hps_io_sdio_inst D2
                                                 : inout std logic
   hps_io_sdio_inst D2
                                                : inout std logic
                                                                                        := 'X';
                      hps io sdio inst D3
   hps_io_sdio_inst D3
                                                 : inout std logic
                      hps io usb1 inst D0
                                                                                        := 'X';
  hps_io_usb1 inst D0
                       hps io usb1 inst D1
                                                 : inout std logic
                                                                                        := 'X';
  hps_io_usb1 inst D1
                       hps io usb1 inst D2
                                                 : inout std logic
                                                                                        := 'X';
  hps io usb1 inst D2
                       hps io usb1 inst D3
                                                 : inout std logic
                                                                                        := 'X';
  hps io usb1 inst D3
                                                 : inout std logic
                                                                                        := 'X';
                       hps io usb1 inst D4
  hps io usb1 inst D4
                                                : inout std logic
                                                                                        := 'X';
                       hps io usb1 inst D5
  hps io usb1 inst D5
                      hps_io_usb1 inst D6
                                                : inout std logic
                                                                                        := 'X';
   hps io usb1 inst D6
                      hps io usb1 inst D7
                                                : inout std logic
                                                                                        := 'X';
  hps_io_usb1 inst D7
                       hps io usb1 inst CLK
                                                 : in
                                                         std logic
                                                                                        := 'X';
  hps io usb1 inst CLK
                       hps io usb1 inst STP
                                                 : out std logic;
  hps io usb1 inst STP
                       hps io usb1 inst DIR
                                                 : in
                                                         std logic
                                                                                        := 'X';
  hps_io_usb1_inst DIR
                       hps io usb1 inst NXT
                                                 : in
                                                         std logic
                                                                                        := 'X';
-- hps io usb1 inst NXT
                       h2f rst n
                                                         std logic;
                                                 : out
-- reset n
                      h2f axi clk
                                                         std logic
                                                                                        := 'X';
                                                 : in
-- clk
                                                         std_logic_vector(11 downto 0);
                       h2f AWID
                                                 : out
-- awid
                       h2f AWADDR
                                                         std logic vector(29 downto 0);
                                                 : out.
-- awaddr
                      h2f AWLEN
                                                 : out
                                                         std logic vector(3 downto 0);
-- awlen
                      h2f AWSIZE
                                                 : out
                                                         std logic vector(2 downto 0);
-- awsize
                       h2f AWBURST
                                                 : out
                                                         std logic vector(1 downto 0);
-- awburst
                       h2f AWLOCK
                                                         std logic vector(1 downto 0);
                                                 : out
-- awlock
                                                         std logic vector(3 downto 0);
                       h2f AWCACHE
                                                 : out
-- awcache
                                                         std logic vector(2 downto 0);
                       h2f AWPROT
                                                 : out.
-- awprot
                      h2f AWVALID
                                                 : out.
                                                         std logic;
-- awvalid
                       h2f AWREADY
                                                                                        := 'X';
                                                 : in
                                                         std logic
-- awready
                       h2f WID
                                                         std logic vector(11 downto 0);
                                                 : out
-- wid
                       h2f WDATA
                                                 : out
                                                         std logic vector(63 downto 0);
-- wdata
                                                         std logic vector(7 downto 0);
                       h2f WSTRB
                                                 : out
-- wstrb
                       h2f WLAST
                                                         std logic;
                                                 : out
-- wlast
                       h2f WVALID
                                                 : out
                                                         std logic;
-- wvalid
                      h2f WREADY
                                                         std logic
                                                                                        := 'X';
                                                 : in
-- wready
```

```
h2f BID
                                                        std logic vector(11 downto 0) := (others
                                                : in
=> 'X'); -- bid
                                                        std logic_vector(1 downto 0) := (others
                      h2f BRESP
                                                : in
=> 'X'); -- bresp
                      h2f BVALID
                                                        std logic
                                                                                      := 'X';
                                                : in
-- bvalid
                      h2f BREADY
                                                        std logic;
                                                : out
-- bready
                      h2f ARID
                                                        std logic vector(11 downto 0);
                                                : out
-- arid
                                                        std logic vector(29 downto 0);
                      h2f ARADDR
                                                : out
-- araddr
                      h2f ARLEN
                                                        std logic vector(3 downto 0);
                                                : out
-- arlen
                      h2f ARSIZE
                                                        std logic vector(2 downto 0);
                                                : out
-- arsize
                                                        std logic vector(1 downto 0);
                      h2f ARBURST
                                                : out
-- arburst
                      h2f ARLOCK
                                                        std logic vector(1 downto 0);
                                                : out
-- arlock
                      h2f ARCACHE
                                                        std logic vector(3 downto 0);
                                                : out
-- arcache
                      h2f ARPROT
                                                        std logic vector(2 downto 0);
                                                : out
-- arprot
                      h2f ARVALID
                                                        std logic;
                                                : out
-- arvalid
                      h2f ARREADY
                                                : in
                                                        std logic
                                                                                      := 'X';
-- arready
                      h2f RID
                                                        std logic vector(11 downto 0) := (others
                                                : in
=> 'X'); -- rid
                      h2f RDATA
                                                : in
                                                        std logic vector(63 downto 0) := (others
=> 'X'); -- rdata
                      h2f RRESP
                                                : in
                                                        std logic vector(1 downto 0) := (others
=> 'X'); -- rresp
                                                                                      := 'X';
                      h2f RLAST
                                                : in
                                                        std logic
-- rlast
                                                                                      := 'X';
                      h2f RVALID
                                                        std logic
                                                : in
-- rvalid
                      h2f RREADY
                                                        std logic;
                                                : out
-- rready
                      f2h axi clk
                                                        std logic
                                                                                      := 'X';
                                                : in
-- clk
                      f2h AWID
                                                : in
                                                        std logic vector(7 downto 0) := (others
=> 'X'); -- awid
                                                : in
                      f2h AWADDR
                                                        std logic vector(31 downto 0) := (others
=> 'X'); -- awaddr
                      f2h AWLEN
                                                : in
                                                        std logic vector(3 downto 0) := (others
=> 'X'); -- awlen
                      f2h AWSIZE
                                                : in
                                                        std logic vector(2 downto 0) := (others
=> 'X'); -- awsize
                                                        std logic vector(1 downto 0) := (others
                      f2h AWBURST
                                                : in
=> 'X'); -- awburst
                                                        std logic vector(1 downto 0) := (others
                      f2h AWLOCK
                                                : in
=> 'X'); -- awlock
                      f2h AWCACHE
                                                : in
                                                        std logic vector(3 downto 0) := (others
=> 'X'); -- awcache
                                                        std logic vector(2 downto 0) := (others
                      f2h AWPROT
                                                : in
=> 'X'); -- awprot
                      f2h AWVALID
                                                        std logic
                                                                                      := 'X';
                                                : in
-- awvalid
                      f2h AWREADY
                                                : out
                                                        std logic;
-- awready
                                                        std logic_vector(4 downto 0) := (others
                      f2h AWUSER
                                                : in
=> 'X'); -- awuser
                      f2h WID
                                                        std logic vector(7 downto 0) := (others
                                                : in
=> 'X'); -- wid
                      f2h WDATA
                                                : in
                                                        std logic vector(63 downto 0) := (others
=> 'X'); -- wdata
                      f2h WSTRB
                                                        std logic vector(7 downto 0) := (others
                                                : in
=> 'X'); -- wstrb
```

```
f2h WLAST
                                                : in
                                                        std logic
                                                                                       := 'X';
-- wlast
                      f2h WVALID
                                                        std_logic
                                                                                       := 'X';
                                                : in
-- wvalid
                      f2h WREADY
                                                        std logic;
                                                : out
-- wready
                      f2h BID
                                                : out
                                                        std logic vector(7 downto 0);
-- bid
                      f2h BRESP
                                                        std logic vector(1 downto 0);
                                                : out.
-- bresp
                      f2h BVALID
                                                : out
                                                        std logic;
-- bvalid
                       f2h BREADY
                                                        std logic
                                                                                       := 'X';
                                                : in
-- bready
                                                        std logic vector(7 downto 0) := (others
                       f2h ARID
                                                : in
=> 'X'); -- arid
                                                        std logic vector(31 downto 0) := (others
                      f2h ARADDR
                                                : in
=> 'X'); -- araddr
                      f2h ARLEN
                                                        std logic vector(3 downto 0) := (others
                                                : in
=> 'X'); -- arlen
                      f2h ARSIZE
                                                        std logic vector(2 downto 0) := (others
                                                : in
=> 'X'); -- arsize
                      f2h ARBURST
                                                        std logic vector(1 downto 0) := (others
                                                : in
=> 'X'); -- arburst
                      f2h ARLOCK
                                                : in
                                                        std logic vector(1 downto 0) := (others
=> 'X'); -- arlock
                       f2h ARCACHE
                                                : in
                                                        std logic vector(3 downto 0) := (others
=> 'X'); -- arcache
                      f2h ARPROT
                                                        std logic vector(2 downto 0) := (others
                                                : in
=> 'X'); -- arprot
                      f2h ARVALID
                                                : in
                                                        std logic
                                                                                       := 'X';
-- arvalid
                      f2h ARREADY
                                                : out
                                                        std logic;
-- arready
                      f2h ARUSER
                                                        std logic vector(4 downto 0) := (others
                                                : in
=> 'X'); -- aruser
                                                        std logic vector(7 downto 0);
                      f2h RID
                                                : out
-- rid
                                                        std logic vector(63 downto 0);
                      f2h RDATA
                                                : out
-- rdata
                      f2h RRESP
                                                        std logic vector(1 downto 0);
                                                : out.
-- rresp
                      f2h RLAST
                                                : out
                                                        std logic;
-- rlast
                       f2h RVALID
                                                : out
                                                        std logic;
-- rvalid
                      f2h RREADY
                                                : in
                                                        std logic
                                                                                       := 'X';
-- rready
                                                                                       := 'X';
                      h2f_lw_axi_clk
                                                : in
                                                        std logic
-- clk
                                                        std logic vector(11 downto 0);
                      h2f lw AWID
                                                : out
-- awid
                      h2f lw AWADDR
                                                        std logic vector(20 downto 0);
                                                : out
-- awaddr
                      h2f lw AWLEN
                                                : 011t.
                                                        std logic vector(3 downto 0);
-- awlen
                      h2f lw AWSIZE
                                                        std logic vector(2 downto 0);
                                                : out
-- awsize
                      h2f lw AWBURST
                                                        std logic vector(1 downto 0);
                                                : out
-- awburst
                      h2f lw AWLOCK
                                                : out
                                                        std logic vector(1 downto 0);
-- awlock
                      h2f_lw_AWCACHE
                                                        std_logic_vector(3 downto 0);
                                                : out
-- awcache
                      h2f lw AWPROT
                                                        std logic vector(2 downto 0);
                                                : out
-- awprot
                      h2f lw AWVALID
                                                : out
                                                        std logic;
-- awvalid
                      h2f lw AWREADY
                                                        std logic
                                                                                       := 'X';
                                                : in
-- awready
```

```
h2f lw WID
                                                       std logic vector(11 downto 0);
                                               : out
-- wid
                      h2f lw WDATA
                                                       std logic vector(31 downto 0);
                                               : out
-- wdata
                                                       std logic vector(3 downto 0);
                      h2f lw WSTRB
                                               : out
-- wstrb
                      h2f lw WLAST
                                               : out
                                                       std logic;
-- wlast
                      h2f lw WVALID
                                                       std logic;
                                               : out
-- wvalid
                      h2f lw WREADY
                                               : in
                                                       std logic
                                                                                     := 'X';
-- wready
                      h2f lw BID
                                                       std logic vector(11 downto 0) := (others
                                               : in
=> 'X'); -- bid
                      h2f lw BRESP
                                               : in
                                                       std logic vector(1 downto 0) := (others
=> 'X'); -- bresp
                      h2f lw BVALID
                                                       std logic
                                                                                     := 'X';
                                               : in
-- bvalid
                      h2f lw BREADY
                                                       std logic;
                                               : out
-- bready
                      h2f lw ARID
                                                       std logic vector(11 downto 0);
                                               : out
-- arid
                      h2f lw ARADDR
                                                       std logic vector(20 downto 0);
                                               : out
-- araddr
                      h2f lw ARLEN
                                                       std logic vector(3 downto 0);
                                               : out
-- arlen
                      h2f lw ARSIZE
                                               : out
                                                       std logic vector(2 downto 0);
-- arsize
                      h2f lw ARBURST
                                                       std logic vector(1 downto 0);
                                               : out
-- arburst
                      h2f lw ARLOCK
                                               : out
                                                       std logic vector(1 downto 0);
-- arlock
                      h2f lw ARCACHE
                                               : out
                                                       std logic vector(3 downto 0);
-- arcache
                      h2f lw ARPROT
                                                       std logic vector(2 downto 0);
                                               : out
-- arprot
                      h2f lw ARVALID
                                                       std logic;
                                               : out
-- arvalid
                      h2f lw ARREADY
                                               : in
                                                       std logic
                                                                                     := 'X';
-- arready
                      h2f lw RID
                                               : in
                                                       std logic vector(11 downto 0) := (others
=> 'X'); -- rid
                      h2f lw RDATA
                                               : in
                                                       std logic vector(31 downto 0) := (others
=> 'X'); -- rdata
                      h2f lw RRESP
                                                       std logic vector(1 downto 0) := (others
                                               : in
=> 'X'); -- rresp
                      h2f lw RLAST
                                               : in
                                                       std logic
                                                                                     := 'X';
-- rlast
                      h2f lw RVALID
                                                                                     := 'X';
                                               : in
                                                       std logic
-- rvalid
                      h2f lw RREADY
                                                       std logic
                                               : out
-- rready
       end component soc system hps 0;
       component mult data is
              port (
                      avs s0 address : in std logic vector(3 downto 0) := (others => 'X'); -
- address
                      avs_s0_read
                                       : in std logic
                                                                           := 'X';
- read
                      avs s0 write
                                       : in std logic
                                                                           := 'X';
- write
                      avs s0 readdata : out std logic vector(31 downto 0);
- readdata
                      avs s0 writedata : in std logic vector(31 downto 0) := (others => 'X'); -
- writedata
                                       : in std logic
                                                                           := 'X';
- clk
                                       : in std logic
                                                                           := 'X';
                      reset.
- reset
```

```
: out std logic vector(31 downto 0);
                      mult in1
- m in1
                                       : out std_logic_vector(31 downto 0);
                      mult in2
- m in2
                                       : in std logic vector(31 downto 0) := (others \Rightarrow 'X') -
                      mult result
- m result
               );
       end component mult data;
       component mult control is
              port (
                      avs s0 address
                                       : in std logic vector(3 downto 0) := (others => 'X'); -
- address
                                       : in std logic
                                                                            := 'X';
                      avs s0 write
- write
                      avs s0 writedata : in std logic vector(31 downto 0) := (others => 'X'); -
- writedata
                      avs s0 read
                                       : in std logic
                                                                            := 'X';
- read
                      avs s0 readdata : out std logic vector(31 downto 0);
- readdata
                                       : in std logic
                                                                            := 'X';
- clk
                      reset
                                       : in std logic
                                                                            := 'X';
- reset
                                       : out std_logic_vector(31 downto 0);
                      mult start
- m start
                                       : out std logic vector(31 downto 0);
                      mult reset
- m reset
                                       : in std logic vector(31 downto 0) := (others => 'X') -
                      mult done
- m done
              );
       end component mult control;
       component div control is
              port (
                                       : in std logic vector(3 downto 0) := (others => 'X'); -
                      avs s0 address
- address
                                       : in std logic
                      avs s0 write
                                                                            := 'X';
- write
                      avs s0 writedata : in std logic vector(31 downto 0) := (others => 'X'); -
- writedata
                      avs s0 read
                                       : in std logic
- read
                      avs s0 readdata : out std logic vector(31 downto 0);
- readdata
                      clk
                                        : in std logic
                                                                            := 'X';
- clk
                                       : in std logic
                                                                            := 'X';
                      reset
- reset
                                       : out std logic vector(31 downto 0);
                      div start
- d start
                                       : out std logic vector(31 downto 0);
                      div reset
- d reset
                      div done
                                       : in std logic vector(31 downto 0) := (others => 'X') -
- d done
              );
       end component div control;
       component div_data is
              port (
                      avs s0 address
                                       : in std logic vector(3 downto 0) := (others => 'X'); -
- address
                      avs s0 read
                                       : in std logic
                                                                            := 'X';
- read
                      avs s0 write
                                       : in std logic
                                                                            := 'X';
- write
                      avs s0 readdata : out std logic vector(31 downto 0);
- readdata
                      avs s0 writedata : in std logic vector(31 downto 0) := (others => 'X'); -
- writedata
```

```
clk
                                      : in std logic
                                                                         := 'X';
- clk
                                       : in std logic
                                                                         := 'X';
                      reset
- reset
                                      : out std logic vector(31 downto 0);
                      div denom
- d denom
                      div numer
                                       : out std logic vector(31 downto 0);
- d numer
                      div quot
                                       : in std logic vector(31 downto 0) := (others => 'X'); -
- d quot
                                      : in std logic vector(31 downto 0) := (others => 'X') -
                      div rem
- d rem
              );
       end component div data;
       component soc system mm interconnect 0 is
                      hps 0 h2f lw axi master awid
                                                                                         : in
std_logic_vector(11 downto 0) := (others => 'X'); -- awid
hps_0_h2f_lw_axi_master_awaddr
std_logic_vector(20 downto 0) := (others => 'X'); -- awaddr
                                                                                         : in
                     hps 0 h2f lw axi master awlen
                                                                                         : in
std_logic_vector(3 downto 0) := (others => 'X'); -- awlen
                     hps_0_h2f_lw_axi_master_awsize
                                                                                         : in
std logic vector(2 downto 0) := (others => 'X'); -- awsize
                      hps_0_h2f_lw_axi_master_awburst
                                                                                         : in
std logic vector(1 downto 0) := (others => 'X'); -- awburst
                      hps 0 h2f lw axi master awlock
                                                                                         : in
std logic vector(1 downto 0) := (others => 'X'); -- awlock
                      hps 0 h2f lw axi master awcache
                                                                                         : in
std logic vector(3 downto 0) := (others => 'X'); -- awcache
                     hps_0_h2f_lw_axi_master_awprot
                                                                                         : in
std logic vector(2 downto 0) := (others => 'X'); -- awprot
                      : in
std logic
                                               -- awvalid
                      hps 0 h2f lw axi master awready
                                                                                         : out
std logic;
                                                 -- awready
                     hps 0 h2f lw axi master wid
                                                                                         : in
std logic vector(11 downto 0) := (others => 'X'); -- wid
                      hps 0 h2f lw axi master wdata
                                                                                         : in
: in
std logic vector(3 downto 0) := (others => 'X'); -- wstrb
                      hps_0_h2f_lw_axi_master_wlast
                                                                                         : in
std logic
                             := 'X';
                      hps_0_h2f_lw_axi_master_wvalid
                                                                                         : in
std logic
                             := 'X';
                      hps 0 h2f lw axi master wready
                                                                                         : out
std logic;
                                                  - wreadv
                      hps 0 h2f lw axi master bid
                                                                                         : out
std logic vector(11 downto 0);
                                                  -- bid
                      hps 0 h2f lw axi master bresp
                                                                                         : out
                                                  - bresp
std logic vector(1 downto 0);
                      hps 0 h2f lw axi master bvalid
                                                                                         : out
std logic;
                                                 -- bvalid
                      hps 0 h2f lw axi master bready
                                                                                         : in
                             := 'X';
std logic
                     hps_0_h2f_lw_axi_master_arid
                                                                                         : in
std logic vector(11 downto 0) := (others => 'X'); -- arid
                     hps_0_h2f_lw_axi_master_araddr
                                                                                         : in
std logic vector(20 downto 0) := (others => 'X'); -- araddr
                      hps_0_h2f_lw_axi_master_arlen
                                                                                         : in
std logic vector(3 downto 0) := (others => 'X'); -- arlen
                     hps 0 h2f lw axi master arsize
                                                                                         : in
std logic vector(2 downto 0) := (others => 'X'); -- arsize
hps_0_h2f_lw_axi_master_arburst
std_logic_vector(1 downto 0) := (others => 'X'); -- arburst
                                                                                         : in
                     hps 0 h2f lw axi master arlock
                                                                                         : in
std logic vector(1 downto 0) := (others => 'X'); -- arlock
                      hps 0 h2f lw axi master arcache
                                                                                         : in
std logic vector(3 downto 0) := (others => 'X'); -- arcache
```

```
hps 0 h2f lw axi master arprot
                                                                                           : in
: in
                             := 'X';
std logic
                                                  -- arvalid
                      hps_0_h2f_lw_axi_master_arready
                                                                                           : out
std logic;
                                                  -- arready
                      hps 0 h2f lw axi master rid
                                                                                           : out
std logic vector(11 downto 0);
                      hps_0_h2f_lw_axi_master_rdata
                                                                                           : out
std logic vector(31 downto 0);
                                                   - rdata
                      hps 0 h2f lw_axi_master_rresp
                                                                                           : out
std logic vector(1 downto 0);
                      hps 0 h2f lw axi master rlast
                                                                                           : out
std logic;
                                                  -- rlast
                      hps 0 h2f lw axi master rvalid
                                                                                           : out
std logic;
                                                  -- rvalid
                      hps 0 h2f lw axi master rready
                                                                                           : in
                             := 'X';
std logic
                                                  -- rreadv
                      clk 0_clk_clk
                                                                                           : in
std logic
                             := 'X';
                                                  -- clk
                      hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset : in
                                                  -- reset
std logic
                             := 'X';
                      mult_data_0_reset_reset_bridge_in_reset_reset
                                                                                           : in
std logic
                             := 'X';
                                                  -- reset
                      div_control_0_s0_address
                                                                                           : out
std logic vector(3 downto 0);
                                                  -- address
                      div control 0 s0 write
                                                                                           : out
                                                  -- write
std logic;
                      div control 0 s0 read
                                                                                           : out
                                                  -- read
std logic;
                      div control 0 s0 readdata
                                                                                           : in
std logic vector(31 downto 0) := (others => 'X'); -- readdata
                      div control 0 s0 writedata
                                                                                           : out
std logic vector(31 downto 0);
                                                  -- writedata
                      div data 0 s0 address
                                                                                           : out
                                                  -- address
std logic vector(3 downto 0);
                      div data 0 s0 write
                                                                                           : out
std logic;
                                                  -- write
                      div data 0 s0 read
                                                                                           : out
std logic;
                                                  -- read
div_data_0_s0_readdata
std logic vector(31 downto 0) := (others => 'X'); -- readdata
                                                                                           : in
                      div_data_0_s0_writedata
                                                                                           : out
std_logic_vector(31 downto 0);
                                                  -- writedata
                      mult control 0 s0 address
                                                                                           : out
std logic vector(3 downto \overline{0});
                                                  -- address
                      mult control 0 s0 write
                                                                                           : out
                                                  -- write
std logic;
                      mult control 0 s0 read
                                                                                           : out
std logic;
                                                   -- read
                      mult_control_0_s0 readdata
                                                                                           : in
std logic vector(31 downto 0) := (others => 'X'); -- readdata
                      mult control 0 s0 writedata
                                                                                           : out
std logic vector(31 downto 0);
                                                  -- writedata
                      mult data 0 s0 address
                                                                                           : 011t.
std logic vector(3 downto 0);
                                                  -- address
                      mult data 0 s0 write
                                                                                           : out
std_logic;
                                                  -- write
                      mult data 0 s0 read
                                                                                           : out
std logic;
                                                  -- read
                      mult data 0 s0 readdata
                                                                                           : in
std logic vector(31 downto 0) := (others => 'X'); -- readdata
                      mult_data_0_s0_writedata
                                                                                           : out
std logic vector(31 downto 0)
                                                  -- writedata
               );
       end component soc system mm interconnect 0;
       component altera reset controller is
               generic (
                      NUM RESET INPUTS
                                                : integer := 6;
                      OUTPUT RESET SYNC EDGES : string := "deassert";
```

```
: integer := 0;
                          RESET REQUEST PRESENT
                          RESET REQ WAIT TIME
                                                       : integer := 1;
                                                       : integer := 3;
                          MIN RST ASSERTION TIME
                          RESET REQ EARLY DSRT TIME : integer := 1;
                          USE_RESET_REQUEST_INO : integer := 0;
                          USE RESET REQUEST IN1
                                                        : integer := 0;
                          USE RESET REQUEST IN2
                                                       : integer := 0;
                                                      : integer := 0;
                          USE_RESET_REQUEST_IN3
USE_RESET_REQUEST_IN4
                                                       : integer := 0;
                          USE RESET REQUEST IN5
                                                       : integer := 0;
                          USE_RESET_REQUEST_IN6
                                                       : integer := 0;
                          USE RESET REQUEST IN7
USE RESET REQUEST IN8
                                                       : integer := 0;
                                                       : integer := 0;
                          USE RESET REQUEST IN9
                                                       : integer := 0;
                                                      : integer := 0;
                          USE_RESET_REQUEST_IN10
                          USE RESET REQUEST IN11
USE RESET REQUEST IN12
                                                       : integer := 0;
                                                       : integer := 0;
                          USE RESET REQUEST IN13
                                                       : integer := 0;
                          USE RESET REQUEST IN14
USE RESET REQUEST IN15
                                                       : integer := 0;
                                                        : integer := 0;
                          ADAPT RESET REQUEST
                                                        : integer := 0
                 );
                 port (
                          reset_in0 : in std_logic := 'X'; -- reset
                          clk
                                         : in std_logic := 'X'; -- clk
                          reset_out : out std_logic; -- reset
reset_req : out std_logic; -- reset_req
                          reset_req_in0 : in std_logic := 'X'; -- reset_req
                          reset_in1 : in std_logic := 'X'; -- reset
                          reset_req_in1 : in std_logic := 'X'; -- reset_req
reset_in2 : in std_logic := 'X'; -- reset
                          reset req in2 : in std logic := 'X'; -- reset req
                          reset_in3 : in std_logic := 'X'; -- reset
reset_req_in3 : in std_logic := 'X'; -- reset_req
                          reset in4 : in std logic := 'X'; -- reset
                          reset_req_in4 : in std_logic := 'X'; -- reset req
                          reset in5
                                           : in std_logic := 'X'; -- reset
                          reset_req_in5 : in std logic := 'X'; -- reset req
                          reset in6 : in std logic := 'X'; -- reset
                          reset_req_in6 : in std_logic := 'X'; -- reset_req
reset_in7 : in std_logic := 'X'; -- reset
                          reset_in7 : in std_logic := 'X'; -- reset
reset_req_in7 : in std_logic := 'X'; -- reset_req
                          reset_in8 : in std_logic := 'X'; -- reset
                          reset_req_in8 : in std_logic := 'X'; -- reset_req
reset_in9 : in std_logic := 'X'; -- reset
                          reset req in9 : in std logic := 'X'; -- reset req
                          reset_in10 : in std_logic := 'X'; -- reset
reset_req_in10 : in std_logic := 'X'; -- reset_req
                          reset in11 : in std logic := 'X'; -- reset
                          reset req in11 : in std logic := 'X'; -- reset req
                          reset_in12 : in std_logic := 'X'; -- reset
reset_req_in12 : in std_logic := 'X'; -- reset_req
                          reset in13 : in std logic := 'X'; -- reset
                          reset_req_in13 : in std_logic := 'X'; -- reset_req
                          reset in14 : in std logic := 'X'; -- reset
                          reset req in14 : in std logic := 'X'; -- reset req
                          reset_in15 : in std_logic := 'X'; -- reset
                          reset req in15 : in std logic := 'X' -- reset req
         end component altera reset controller;
         signal hps_0_h2f_reset_reset
                                                                      : std logic;
hps 0:h2f rst n -> [hps 0 h2f reset reset n, hps_0_h2f_reset_reset_n:in]
         signal hps_0_h2f_lw_axi_master_awvalid
                                                          : std logic;
hps_0:h2f_lw_AWVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awvalid signal hps_0_h2f_lw_axi_master_arsize : std_logic_vector(2 downto 0); --
hps_0:h2f_lw_ARSIZE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arsize
signal hps_0_h2f_lw_axi_master_arlock : std_logic hps_0:h2f_lw_ARLOCK -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arlock
                                                                    : std_logic_vector(1 downto 0); --
```

: integer := 2;

SYNC DEPTH

```
signal hps 0 h2f lw axi master awcache
                                                                      : std logic vector(3 downto 0); --
hps_0:h2f_lw_AWCACHE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awcache
        signal hps_0_h2f_lw_axi_master_arready
                                                                      : std logic;
mm_interconnect_0:hps_0_h2f_lw_axi_master_arready -> hps_0:h2f_lw_ARREADY
                                                                      : std logic vector(11 downto 0); --
         signal hps 0 h2f lw axi master arid
hps_0:h2f_lw_ARID -> mm_interconnect_0:hps_0 h2f_lw_axi_master_arid signal hps_0 h2f_lw_axi_master_rready : std_l
                                                                      : std logic;
hps 0:h2f lw RREADY -> mm interconnect_0:hps_0_h2f_lw_axi_master_rready
signal hps_0_h2f_lw_axi_master_bready : std_logic
hps_0:h2f_lw_BREADY -> mm_interconnect_0:hps_0_h2f_lw_axi_master_bready
signal hps_0_h2f_lw_axi_master_awsize : std_logic
                                                                      : std logic;
                                                                     : std logic vector(2 downto 0);
hps_0:h2f_lw_AWSIZE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awsize
signal hps_0_h2f_lw_axi_master_awprot : std_logic
hps_0:h2f_lw_AWPROT -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awprot
                                                                      : std logic vector(2 downto 0);
        signal hps 0 h2f lw axi master arvalid
                                                                      : std logic;
hps 0:h2f_lw_ARVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arvalid
signal hps_0_h2f_lw_axi_master_arprot : std_logic hps_0:h2f_lw_ARPROT -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arprot
                                                                      : std logic vector(2 downto 0); --
        signal hps 0 h2f lw axi master bid
                                                                      : std logic vector(11 downto 0); --
: std_logic_vector(3 downto 0); --
hps 0:h2f lw ARLEN -> mm interconnect 0:hps 0 h2f lw axi master arlen
signal hps_0_h2f_lw_axi_master_awready : std_logic;
mm_interconnect_0:hps_0_h2f_lw_axi_master_awready -> hps_0:h2f_lw_AWREADY
    signal hps_0_h2f_lw_axi_master_awid : std_logic_ve
                                                                     : std logic_vector(11 downto 0); --
hps 0:h2f_lw_AWID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awid
signal hps_0_h2f_lw_axi_master_bvalid : std_logic mm_interconnect_0:hps_0_h2f_lw_axi_master_bvalid -> hps_0:h2f_lw_BVALID
                                                                      : std logic;
        signal hps 0 h2f lw axi master wid
                                                                     : std logic vector(11 downto 0); --
hps_0:h2f_lw_WID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wid
signal hps_0_h2f_lw_axi_master_awlock : std_logic hps_0:h2f_lw_AWLOCK -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awlock
                                                                      : std logic vector(1 downto 0); --
        signal hps 0 h2f lw axi master awburst
                                                                     : std logic vector(1 downto 0); --
hps_0:h2f_lw_AWBURST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awburst signal hps 0 h2f lw axi master bresp : std_logic_vector(1 downto 0); --
mm_interconnect_0:hps_0_h2f_lw_axi_master_bresp -> hps_0:h2f_lw_BRESP
        signal hps_0_h2f_lw_axi_master_wstrb
                                                                      : std logic vector(3 downto 0); --
hps_0:h2f_lw_WSTRB -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wstrb signal hps_0_h2f_lw_axi_master_rvalid : std_log
                                                                     : std logic;
mm_interconnect_0:hps_0_h2f_lw_axi_master_rvalid -> hps_0:h2f_lw_RVALID
signal hps_0_h2f_lw_axi_master_wdata : std_log
hps_0:h2f_lw_WDATA -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wdata
signal hps_0_h2f_lw_axi_master_wready : std_log
                                                                      : std logic vector(31 downto 0); --
                                                                     : std logic;
mm_interconnect_0:hps_0_h2f_lw_axi_master_wready -> hps_0:h2f_lw_WREADY
signal hps_0_h2f_lw_axi_master_arburst : std_logic_v hps_0:h2f_lw_ARBURST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arburst
                                                                     : std logic vector(1 downto 0); --
        signal hps 0 h2f lw axi master rdata
                                                                      : std logic vector(31 downto 0); --
: std_logic_vector(20 downto 0); --
hps 0:h2f_lw_ARADDR -> mm_interconnect_0:hps_0_h2f_lw_axi_master_araddr
         signal hps 0 h2f lw axi master arcache
                                                                      : std logic vector(3 downto 0); --
hps_0:h2f_lw_ARCACHE -> mm_interconnect_0:hps_0_h2f_lw_axi_master_arcache signal hps_0_h2f_lw_axi_master_awlen : std_logic_vector(3 downto 0); --
hps 0:h2f lw AWLEN -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awlen
signal hps_0_h2f_lw_axi_master_awaddr : std_logic
hps_0:h2f_lw_AWADDR -> mm_interconnect_0:hps_0_h2f_lw_axi_master_awaddr
signal hps_0_h2f_lw_axi_master_rid : std_logic
                                                                     : std_logic_vector(20 downto 0); --
                                                                      : std logic vector(11 downto 0); --
mm_interconnect_0:hps_0_h2f_lw_axi_master_rid -> hps_0:h2f_lw_RID
signal hps_0 h2f_lw_axi_master_wvalid : std_logic; hps_0:h2f_lw_WVALID -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wvalid
                                                                      : std logic;
        signal hps 0 h2f lw axi master rresp
                                                                      : std logic vector(1 downto 0); --
mm_interconnect_0:hps_0_h2f_lw_axi_master_rresp -> hps_0:h2f_lw_RRESP signal hps_0_h2f_lw_axi_master_wlast : std_log
                                                                       : std logic;
hps_0:h2f_lw_WLAST -> mm_interconnect_0:hps_0_h2f_lw_axi_master_wlast
        signal hps 0 h2f lw axi master rlast
                                                                      : std logic;
mm_interconnect_0:mult_data_0_s0_writedata -> mult_data_0:avs_s0_writedata
        signal mm_interconnect_0_mult_data_0_s0_address : std_logic_vector(3 downto 0); --
mm interconnect 0:mult data 0 s0 address -> mult data 0:avs s0 address
```

```
signal mm interconnect 0 mult data 0 s0 write
mm interconnect 0:mult_data_0_s0_read -> mult_data_0:avs_s0_read
       signal mm interconnect 0 mult data 0 s0 readdata : std logic vector(31 downto 0); --
mm interconnect 0:mult control 0 s0 writedata -> mult control 0:avs s0 writedata
signal mm_interconnect_0_mult_control_0_s0_address : std_logic_vector(3 downto 0); --
mm_interconnect_0:mult_control_0_s0_address -> mult_control_0:avs_s0_address
signal mm_interconnect_0_mult_control_0_s0_write : std_logic; --
mm_interconnect_0:mult_control_0_s0_write -> mult_control_0:avs_s0_write
signal mm_interconnect_0_mult_control_0_s0_read : std_logic; mm_interconnect_0:mult_control_0_s0_read -> mult_control_0:avs_s0_read
      signal mm interconnect 0 mult control 0 s0 readdata : std logic vector(31 downto 0); --
mult_control_0:avs_s0_readdata -> mm_interconnect_0:mult_control_0_s0_readdata
      signal mm interconnect 0 div control 0 s0 writedata : std logic vector(31 downto 0); --
mm_interconnect_0:div_control_0_s0_writedata -> div_control_0:avs_s0_writedata
      signal mm interconnect 0 div control 0 s0 address : std logic vector(3 downto 0); --
mm interconnect 0:div control 0 s0 write -> div control 0:avs s0 write
      signal mm_interconnect_0_div_control_0_s0_read
                                                  : std_logic;
div_control_0:avs_s0_readdata -> mm_interconnect_0:div_control_0_s0_readdata
      signal mm_interconnect_0_div_data_0_s0_writedata
                                                    : std logic vector(31 downto 0); --
mm_interconnect_0:div_data_0_s0_address -> div_data_0:avs_s0_address
signal mm_interconnect_0_div_data_0_s0_write : stemm_interconnect_0:div_data_0_s0_write -> div_data_0:avs_s0_write
                                                      : std logic;
      signal mm interconnect 0 div data 0 s0 read
                                                      : std logic;
div data 0:avs s0 readdata -> mm interconnect 0:div data 0 s0 readdata
      signal rst controller reset out reset
                                                      : std logic;
rst controller:reset out -> [div control 0:reset, div data 0:reset,
mm_interconnect_0:mult_data_0_reset_reset_bridge_in_reset_reset, mult_control_0:reset,
mult data 0:reset]
      signal rst_controller_001_reset_out_reset
                                                      : std logic;
rst controller 001:reset out ->
\verb|mm_interconnect_0:hps_0_h2f_lw_axi_master_agent_clk_reset_reset_bridge_in_reset_reset|
      signal hps_0_h2f_reset_reset_n_ports_inv
                                                      : std logic;
hps 0 h2f reset reset n:inv -> rst controller 001:reset in0
      signal reset_reset_n_ports_inv
                                                      : std_logic;
reset reset n:inv -> rst controller:reset in0
begin
      hps 0: component soc system hps 0
             generic map (
                    F2S Width => 2,
                    S2F Width => 2
             port map (
                                          => memory mem a,
                    mem a
memory.mem a
                    mem ba
                                          => memory mem ba,
.mem_ba
                    mem ck
                                           => memory mem ck,
.mem ck
                    mem ck n
                                           => memory_mem_ck_n,
.mem ck n
                    mem cke
                                          => memory mem cke,
.mem_cke
                    mem cs n
                                          => memory mem cs n,
.mem cs n
                                          => memory_mem_ras_n,
                    mem_ras_n
.mem ras n
```

```
mem cas n
                                                 => memory mem cas n,
.mem_cas_n
                       mem_we_n
                                                 => memory mem we n,
.mem_we_n
                       mem reset n
                                                 => memory mem reset n,
.mem_reset n
                       mem dq
                                                 => memory_mem_dq,
.mem dq
                       mem\_dqs
                                                    memory_mem_dqs,
.mem dqs
                       mem dqs n
                                                 => memory mem dqs n,
.mem_dqs_n
                       mem odt
                                                 => memory mem odt,
.mem_odt
                       mem dm
                                                 => memory mem dm,
.mem_dm
                       oct rzqin
                                                 => memory oct rzqin,
.oct_rzqin
                       hps io emac1 inst TX CLK => hps io hps io emac1 inst TX CLK,
hps io.hps io emac1 inst TX CLK
                       hps_io_emac1_inst_TXD0
                                                 => hps io hps io emac1 inst TXD0,
.hps io emac1 inst TXD0
                                                 => hps_io_hps_io_emac1_inst_TXD1,
                       hps_io_emac1_inst_TXD1
.hps io emac1 inst TXD1
                                                 => hps io hps io emac1 inst TXD2,
                       hps io emac1 inst TXD2
.hps_io_emac1 inst TXD2
                       hps io emac1 inst TXD3
                                                 => hps io hps io emac1 inst TXD3,
.hps_io_emac1_inst_TXD3
                                                 => hps io hps io emac1 inst RXD0,
                       hps io emac1 inst RXD0
.hps_io_emac1_inst RXD0
                       hps io emac1 inst MDIO
                                                 => hps io hps io emacl inst MDIO,
.hps io emac1 inst MDIO
                       hps io emac1 inst MDC
                                                 => hps io hps io emac1 inst MDC,
.hps_io_emac1 inst MDC
                       hps io emac1 inst RX CTL => hps io hps io emac1 inst RX CTL,
.hps io emac1 inst RX CTL
                                                   hps io hps io emac1 inst TX CTL, --
                       hps io emac1 inst TX CTL
.hps io emac1 inst TX CTL
                       hps io emac1 inst RX CLK => hps io hps io emac1 inst RX CLK,
.hps io emac1 inst RX CLK
                       hps_io_emac1_inst RXD1
                                                 => hps io hps io emac1 inst RXD1,
.hps io emac1 inst RXD1
                       hps io emac1 inst RXD2
                                                 => hps io hps io emac1 inst RXD2,
.hps_io_emac1_inst RXD2
                       hps io emac1 inst RXD3
                                                 => hps io hps io emac1 inst RXD3,
.hps_io_emac1_inst_RXD3
                       hps io sdio inst CMD
                                                 => hps io hps io sdio inst CMD,
.hps io sdio inst CMD
                                                 => hps_io_hps_io_sdio_inst_D0,
                       hps_io_sdio_inst_D0
.hps io sdio inst D0
                                                 => hps io hps io sdio inst D1,
                       hps io sdio inst D1
.hps io sdio inst D1
                                                    hps io hps io sdio inst CLK,
                       hps io sdio inst CLK
.hps io sdio inst CLK
                       hps io sdio inst D2
                                                    hps io hps io sdio inst D2,
.hps io sdio inst D2
                       hps io sdio inst D3
                                                 => hps io hps io sdio inst D3,
.hps io sdio inst D3
                       hps io usb1 inst D0
                                                    hps io hps io usb1 inst D0,
.hps_io_usb1_inst_D0
                       hps io usb1 inst D1
                                                    hps io hps io usb1 inst D1,
.hps io usb1 inst D1
                                                 => hps_io_hps_io_usb1_inst D2,
                       hps_io_usb1_inst_D2
.hps io usb1 inst D2
                       hps io usb1 inst D3
                                                    hps io hps io usb1 inst D3,
.hps io usb1 inst D3
                       hps io usb1 inst D4
                                                    hps io hps io usb1 inst D4,
.hps io usb1 inst D4
                       hps io usb1 inst D5
                                                 => hps_io_hps_io_usb1_inst_D5,
.hps io usb1 inst D5
```

.hps io usbl inst D6	hps_io_usb1_inst_D6	=> hps_io_hps_io_usb1_inst_D6,	
.hps_io_usb1_inst_D0	hps_io_usb1_inst_D7	=> hps_io_hps_io_usb1_inst_D7,	
	hps_io_usb1_inst_CLK	=> hps_io_hps_io_usb1_inst_CLK,	
.hps_io_usb1_inst_CLK	hps_io_usb1_inst_STP	=> hps_io_hps_io_usb1_inst_STP,	
.hps_io_usb1_inst_STP	hps_io_usb1_inst_DIR	=> hps_io_hps_io_usb1_inst_DIR,	
.hps_io_usb1_inst_DIR	hps_io_usb1_inst_NXT	=> hps_io_hps_io_usb1_inst_NXT,	
.hps_io_usb1_inst_NXT	h2f_rst_n	=> hps_0_h2f_reset_reset,	
h2f_reset.reset_n	h2f_axi_clk	=> clk_clk,	
h2f_axi_clock.clk	h2f_AWID	=> open,	
h2f_axi_master.awid	h2f_AWADDR	=> open,	
.awaddr	h2f_AWLEN	=> open,	
.awlen	h2f_AWSIZE	=> open,	
.awsize	h2f_AWBURST	=> open,	
.awburst	h2f_AWLOCK	=> open,	
.awlock	h2f AWCACHE	=> open,	
.awcache	h2f AWPROT	=> open,	
.awprot	h2f AWVALID	=> open,	
.awvalid	h2f AWREADY	=> open,	
.awready	h2f WID	=> open,	
.wid	h2f WDATA	=> open,	
.wdata	h2f WSTRB	=> open,	
.wstrb	h2f WLAST	=> open,	
.wlast	h2f WVALID	=> open,	
.wvalid	h2f WREADY	=> open,	
.wready	h2f BID	=> open,	
.bid	h2f BRESP	=> open,	
.bresp	h2f BVALID	=> open,	
.bvalid	h2f BREADY	=> open,	
.bready	h2f ARID	=> open,	
.arid	<del>-</del>	- '	
.araddr	h2f_ARADDR	=> open,	
.arlen	h2f_ARLEN	=> open,	
.arsize	h2f_ARSIZE	=> open,	
.arburst	h2f_ARBURST	=> open,	
.arlock	h2f_ARLOCK	=> open,	
.arcache	h2f_ARCACHE	=> open,	

.arprot	h2f_ARPROT	=> open,	
.arvalid	h2f_ARVALID	=> open,	
.arready	h2f_ARREADY	=> open,	
.rid	h2f_RID	=> open,	
.rdata	h2f_RDATA	=> open,	
.rresp	h2f_RRESP	=> open,	
.rlast	h2f_RLAST	=> open,	
.rvalid	h2f_RVALID	=> open,	
	h2f_RREADY	=> open,	
<pre>.rready f2h axi clock.clk</pre>	f2h_axi_clk	=> clk_clk,	
f2h axi slave.awid	f2h_AWID	=> open,	
	f2h_AWADDR	=> open,	
.awaddr	f2h_AWLEN	=> open,	
.awlen	f2h_AWSIZE	=> open,	
.awsize	f2h_AWBURST	=> open,	
.awburst	f2h_AWLOCK	=> open,	
.awlock	f2h_AWCACHE	=> open,	
.awcache	f2h_AWPROT	=> open,	
.awprot	f2h_AWVALID	=> open,	
.awvalid	f2h_AWREADY	=> open,	
.awready	f2h_AWUSER	=> open,	
.awuser	f2h_WID	=> open,	
.wid	f2h_WDATA	=> open,	
.wdata	f2h_WSTRB	=> open,	
.wstrb	f2h_WLAST	=> open,	
.wlast	f2h_WVALID	=> open,	
.wvalid	f2h_WREADY	=> open,	
.wready	f2h_BID	=> open,	
.bid	f2h_BRESP	=> open,	
.bresp	f2h_BVALID	=> open,	
.bvalid	f2h_BREADY	=> open,	
.bready	f2h_ARID	=> open,	
.arid	f2h_ARADDR	=> open,	
.araddr	f2h_ARLEN	=> open,	
.arlen	f2h_ARSIZE	=> open,	
.arsize			

.arburst	f2h_ARBURST	=> open,	
.arlock	f2h_ARLOCK	=> open,	
	f2h_ARCACHE	=> open,	
.arcache	f2h_ARPROT	=> open,	
.arprot	f2h_ARVALID	=> open,	
.arvalid	f2h_ARREADY	=> open,	
.arready	f2h ARUSER	=> open,	
.aruser	f2h RID	=> open,	
.rid	f2h RDATA	=> open,	
.rdata	f2h RRESP	=> open,	
.rresp	f2h RLAST	=> open,	
.rlast	f2h RVALID	-	
.rvalid	_	=> open,	
.rready	f2h_RREADY	=> open,	
h2f_lw_axi_clock.clk	h2f_lw_axi_clk	=> clk_clk,	
h2f_lw_axi_master.awi	h2f_lw_AWID d	=> hps_0_h2f_lw_axi_master_awid,	
.awaddr	h2f_lw_AWADDR	=> hps_0_h2f_lw_axi_master_awaddr,	
.awlen	h2f_lw_AWLEN	=> hps_0_h2f_lw_axi_master_awlen,	
.awsize	h2f_lw_AWSIZE	=> hps_0_h2f_lw_axi_master_awsize,	
.awburst	h2f_lw_AWBURST	=> hps_0_h2f_lw_axi_master_awburst,	
.awlock	h2f_lw_AWLOCK	=> hps_0_h2f_lw_axi_master_awlock,	
.awcache	h2f_lw_AWCACHE	=> hps_0_h2f_lw_axi_master_awcache,	
	h2f_lw_AWPROT	=> hps_0_h2f_lw_axi_master_awprot,	
.awprot	h2f_lw_AWVALID	=> hps_0_h2f_lw_axi_master_awvalid,	
.awvalid	h2f_lw_AWREADY	=> hps_0_h2f_lw_axi_master_awready,	
.awready	h2f_lw_WID	=> hps_0_h2f_lw_axi_master_wid,	
.wid	h2f_lw_WDATA	=> hps_0_h2f_lw_axi_master_wdata,	
.wdata	h2f lw WSTRB	=> hps 0 h2f lw axi master wstrb,	
.wstrb	 h2f lw WLAST	=> hps 0 h2f lw axi master wlast,	
.wlast	 h2f lw WVALID	=> hps 0 h2f lw axi master wvalid,	
.wvalid		=> hps 0 h2f lw axi master wready,	
.wready	h2f lw BID	=> hps 0 h2f lw axi master bid,	
.bid			
.bresp		=> hps_0_h2f_lw_axi_master_bresp,	
.bvalid		=> hps_0_h2f_lw_axi_master_bvalid,	
.bready		=> hps_0_h2f_lw_axi_master_bready,	
.arid	h2f_lw_ARID	=> hps_0_h2f_lw_axi_master_arid,	

```
=> hps 0 h2f lw axi master araddr,
                      h2f lw ARADDR
.araddr
                      h2f_lw_ARLEN
                                                => hps 0 h2f lw axi master arlen,
.arlen
                      h2f lw ARSIZE
                                                => hps 0 h2f lw axi master arsize, --
.arsize
                      h2f lw ARBURST
                                                => hps 0 h2f lw axi master arburst, --
.arburst
                      h2f lw ARLOCK
                                                => hps 0 h2f lw axi master arlock, --
.arlock
                      h2f lw ARCACHE
                                                => hps 0 h2f lw axi master arcache, --
.arcache
                      h2f lw ARPROT
                                                => hps 0 h2f lw axi master arprot, --
.arprot
                      h2f lw ARVALID
                                                => hps 0 h2f lw axi master arvalid, --
.arvalid
                                                => hps 0 h2f lw axi master arready, --
                      h2f lw ARREADY
.arready
                      h2f lw RID
                                                => hps 0 h2f lw axi master rid,
.rid
                      h2f lw RDATA
                                                => hps 0 h2f lw axi master rdata,
.rdata
                                                => hps 0 h2f lw axi master_rresp,
                      h2f lw RRESP
.rresp
                                                => hps 0_h2f_lw_axi_master_rlast,
                      h2f lw RLAST
.rlast
                      h2f lw RVALID
                                                => hps 0 h2f lw axi master rvalid,
.rvalid
                      h2f lw RREADY
                                                => hps 0 h2f lw axi master rready
.rready
               );
       mult data 0 : component mult data
               port map (
                                       => mm interconnect 0 mult data 0 s0 address,
                      avs s0 address
s0.address
                                        => mm interconnect 0 mult data 0 s0 read,
                      avs s0 read
.read
                      avs s0 write
                                        => mm interconnect 0 mult data 0 s0 write,
.write
                      avs s0 readdata => mm interconnect 0 mult data 0 s0 readdata,
.readdata
                      avs s0 writedata => mm interconnect 0 mult data 0 s0 writedata, --
.writedata
                      clk
                                        => clk clk,
clock.clk
                      reset
                                        => rst controller reset out reset,
reset.reset
                      mult in1
                                        => mult data 0 mult data m in1,
mult_data.m in1
                                        => mult data 0 mult data m in2,
                      mult in2
.m in2
                      mult result
                                        => mult data 0 mult data m result
.m result
               );
       mult control 0 : component mult control
               port map (
                      avs s0 address
                                        => mm interconnect 0 mult control 0 s0 address,
s0.address
                      avs s0 write
                                        => mm interconnect 0 mult control 0 s0 write,
.write
                      avs_s0_writedata => mm_interconnect_0_mult_control_0_s0_writedata, --
.writedata
                      avs_s0_read
                                        => mm interconnect 0 mult control 0 s0 read,
.read
                      avs s0 readdata => mm interconnect 0 mult control 0 s0 readdata,
.readdata
                      clk
                                        => clk clk,
clock.clk
```

```
reset
                                        => rst controller reset out reset,
reset.reset
                                        => mult_control_0_mult_control_m_start,
                       mult start
mult control.m start
                                        => mult control 0 mult control m reset,
                      mult reset
.m reset
                      mult done
                                        => mult control 0 mult control m done
.m done
               );
       div control 0 : component div control
               port map (
                       avs s0 address
                                        => mm interconnect 0 div control 0 s0 address,
s0.address
                       avs s0 write
                                        => mm interconnect 0 div control 0 s0 write,
.write
                       avs s0 writedata => mm interconnect 0 div control 0 s0 writedata,
.writedata
                       avs s0 read
                                        => mm interconnect 0 div control 0 s0 read,
.read
                       avs s0 readdata => mm interconnect 0 div control 0 s0 readdata,
.readdata
                       clk
                                        => clk clk,
clock.clk
                                        => rst controller reset out reset,
                       reset
reset.reset
                       div start
                                        => div control 0 div control d start,
div control.d start
                       div reset
                                        => div control 0 div control d reset,
.d reset
                       div done
                                        => div control 0 div control d done
.d done
               );
       div_data_0 : component div data
               port map (
                                        => mm interconnect 0 div data 0 s0 address,
                      avs s0 address
s0.address
                                        => mm interconnect 0 div data 0 s0 read,
                      avs s0 read
.read
                       avs s0 write
                                        => mm interconnect 0 div data 0 s0 write,
.write
                      avs s0 readdata => mm interconnect 0 div data 0 s0 readdata,
.readdata
                       avs s0 writedata => mm interconnect 0 div data 0 s0 writedata, --
.writedata
                       clk
                                        => clk clk,
clock.clk
                                        => rst controller reset out reset,
                       reset
reset.reset
                                        => div data 0 div data d denom,
                       div denom
div data.d denom
                                        => div data 0 div data d numer,
                       div numer
.d numer
                       div quot
                                        => div data 0 div data d quot,
.d quot
                                        => div data 0 div data d rem
                       div rem
.d rem
               );
       mm interconnect 0 : component soc system mm interconnect 0
               port map (
                      hps 0 h2f lw axi master awid
                                                                                            =>
hps 0 h2f lw axi master awid,
hps 0 h2f lw axi master.awid
                      hps 0 h2f lw axi master awaddr
hps_0_h2f_lw_axi_master_awaddr,
                      hps_0_h2f_lw_axi_master_awlen
                                                                                            =>
hps_0_h2f_lw_axi_master_awlen,
.awlen
```

hps_0_h2f_lw_axi_master_awsize	=>
hps_0_h2f_lw_axi_master_awsize,awsize	
hps_0_h2f_lw_axi_master_awburst hps_0_h2f_lw_axi_master_awburst,awburst	=>
hps_0_h2f_lw_axi_master_awlock hps_0_h2f_lw_axi_master_awlock,awlock	=)
hps_0_h2f_lw_axi_master_awcache hps_0_h2f_lw_axi_master_awcache,awcache	=)
<pre>hps_0_h2f_lw_axi_master_awprot hps_0_h2f_lw_axi_master_awprot, .awprot</pre>	=>
hps_0_h2f_lw_axi_master_awvalid hps_0_h2f_lw_axi_master_awvalid,awvalid	=>
hps_0_h2f_lw_axi_master_awready hps_0_h2f_lw_axi_master_awready,awready	=)
hps_0_h2f_lw_axi_master_wid hps_0_h2f_lw_axi_master_wid, .wid	=)
hps_0_h2f_lw_axi_master_wdata hps_0_h2f_lw_axi_master_wdata,wdata	=>
hps_0_h2f_lw_axi_master_wstrb hps_0_h2f_lw_axi_master_wstrb, .wstrb	=)
hps_0_h2f_lw_axi_master_wlast hps_0_h2f_lw_axi_master_wlast, .wlast	=)
hps_0_h2f_lw_axi_master_wvalid hps_0_h2f_lw_axi_master_wvalid,wvalid	=)
hps_0_h2f_lw_axi_master_wready hps_0_h2f_lw_axi_master_wready,wready	=)
hps_0_h2f_lw_axi_master_bid hps_0_h2f_lw_axi_master_bid,bid	=)
hps_0_h2f_lw_axi_master_bresp hps_0_h2f_lw_axi_master_bresp,bresp	=)
hps_0_h2f_lw_axi_master_bvalid hps_0_h2f_lw_axi_master_bvalid,bvalid	=)
hps_0_h2f_lw_axi_master_bready hps_0_h2f_lw_axi_master_bready,bready	=)
hps_0_h2f_lw_axi_master_arid hps_0_h2f_lw_axi_master_arid, .arid	=>
hps_0_h2f_lw_axi_master_araddr hps_0_h2f_lw_axi_master_araddr, .araddr	=>
hps_0_h2f_lw_axi_master_arlen hps_0_h2f_lw_axi_master_arlen,arlen	=>
hps_0_h2f_lw_axi_master_arsize hps_0_h2f_lw_axi_master_arsize, .arsize	=>
hps_0_h2f_lw_axi_master_arburst hps_0_h2f_lw_axi_master_arburst,arburst	=)
hps_0_h2f_lw_axi_master_arlock hps_0_h2f_lw_axi_master_arlock,	=;

	hps_0_h2f_lw_axi_master_	arcache	=>
hps_0_h2f_lw_axi_maste	er_arcache,		
.arcache	1 0 105 1		
h 0 h05 l	hps_0_h2f_lw_axi_master_	arprot	=>
hps_0_h2f_lw_axi_maste	er_arprot,		
.arprot	hps 0 h2f lw axi master	armalid	=>
hps 0 h2f lw axi maste		aivaiiu 	_/
.arvalid	zi_aivaiia,		
·arvarra	hps 0 h2f lw axi master	arready	=>
hps 0 h2f lw axi maste			
.arready	= 1'		
-	hps 0 h2f lw axi master	rid	=>
hps 0 h2f lw axi maste	er rid,		
.rid	_		
	hps_0_h2f_lw_axi_master_	_rdata	=>
hps_0_h2f_lw_axi_maste	er_rdata,		
.rdata			
	hps_0_h2f_lw_axi_master_	rresp	=>
hps_0_h2f_lw_axi_maste	er_rresp,		
.rresp	1 0 105 1	3	
h 0 h05 l	hps_0_h2f_lw_axi_master_	rlast	=>
hps_0_h2f_lw_axi_maste	er_riast,		
.rlast	hps 0 h2f lw axi master	rualid	=>
hps 0 h2f lw axi maste			_/
.rvalid			
	hps 0 h2f lw axi master	rready	=>
hps 0 h2f lw axi maste	,		
.rready	,		
-	clk 0 clk clk		=>
clk clk,			
clk_0_clk.clk			
	hps_0_h2f_lw_axi_master_	agent_clk_reset_reset_bridge_in_reset_reset	=>
rst_controller_001_res			
hps_0_h2f_lw_axi_maste	er_agent_clk_reset_reset_k	bridge_in_reset.reset	
	mult_data_0_reset_reset_	_bridge_in_reset_reset	=>
rst_controller_reset_c		<del></del>	
muit_data_0_reset_rese	et_bridge_in_reset.reset		=>
mm interconnect 0 div	div_control_0_s0_address	, 	-/
div control 0 s0.addre			
aiv_concrot_o_50.aaar	div control 0 s0 write		=>
mm interconnect 0 div			
.write	'		
	div control 0 s0 read		=>
mm_interconnect_0_div_	control_0_s0_read,		
.read			
	div_control_0_s0_readdat		=>
	_control_0_s0_readdata,		
.readdata			
	div_control_0_s0_writeda	ıta	=>
	_control_0_s0_writedata,		
.writedata	d: data 0 -0 -dd		
mm interconnect O dir	div_data_0_s0_address		=>
<pre>mm_interconnect_0_div_ div data 0 s0.address</pre>	_data_0_s0_address,		
aiv_data_0_50.address	div data 0 s0 write		=>
mm interconnect 0 div			_
.write	,,		
	div data 0 s0 read		=>
mm interconnect 0 div			
.read			
	div_data_0_s0_readdata		=>
${\tt mm\_interconnect\_0\_div\_}$	data_0_s0_readdata,		
.readdata			
	div data 0 s0 writedata		=>
<pre>mm_interconnect_0_divwritedata</pre>	_data_0_s0_writedata,		

```
mult control 0 s0 address
                                                                                               =>
mm interconnect 0 mult control 0 s0 address, --
mult_control_0_s0.address
                       mult control 0 s0 write
mm interconnect 0 mult control 0 s0 write,
                       mult control 0 s0 read
                                                                                               =>
mm interconnect 0 mult control 0 s0 read,
                       mult control 0 s0 readdata
                                                                                               =>
mm interconnect 0 mult control 0 s0 readdata, --
.readdata
                       mult control 0 s0 writedata
mm_interconnect_0_mult_control_0_s0 writedata, --
.writedata
                       mult data 0 s0 address
                                                                                               =>
mm interconnect 0 mult data 0 s0 address,
mult_data_0_s0.address
                       mult data 0 s0 write
                                                                                               =>
mm interconnect 0 mult data 0 s0 write,
.write
                       mult data 0 s0 read
mm_interconnect_0_mult_data_0_s0_read,
                       mult data 0 s0 readdata
                                                                                               =>
mm_interconnect_0_mult_data_0_s0_readdata,
                       mult data 0 s0 writedata
                                                                                               =>
mm_interconnect_0_mult_data_0_s0_writedata --
.writedata
        rst controller : component altera reset controller
               generic map (
                       NUM_RESET_INPUTS
                       OUTPUT RESET SYNC EDGES => "deassert",
                       SYNC DEPTH
                                                  => 2,
                       RESET REQUEST PRESENT
                                                  => 0,
                       RESET REQ WAIT TIME
                                                 => 1,
                       MIN RST ASSERTION TIME => 3,
                       RESET REQ EARLY DSRT TIME => 1,
                       USE RESET_REQUEST_IN0 => 0,
                       USE RESET REQUEST IN1
                                                  => 0,
                       USE_RESET_REQUEST_IN2
                                                  => 0,
                       USE_RESET_REQUEST_IN3
USE_RESET_REQUEST_IN4
                                                  => 0,
                                                  => 0,
                       USE RESET REQUEST IN5
                                                  => 0,
                       USE RESET REQUEST IN6
USE RESET REQUEST IN7
                                                  => 0,
                                                  => 0,
                                                  => 0,
                       USE RESET REQUEST IN8
                                                  => 0,
                       USE RESET REQUEST IN9
                       USE RESET REQUEST IN10
USE RESET REQUEST IN11
                                                   => 0,
                                                  => 0,
                       USE RESET REQUEST IN12
                                                  => 0,
                       USE RESET REQUEST IN13
USE RESET REQUEST IN14
USE RESET REQUEST IN15
                                                  => 0,
                                                  => 0,
                                                  => 0,
                       ADAPT_RESET_REQUEST
                                                   => 0
               port map (
                       reset_in0 => reset_reset_n_ports_inv,
                                                                          -- reset in0.reset
                       clk => clk_clk, -- clk.clk
reset_out => reset_out_reset, -- reset_out.reset
reset_req => open, -- (terminated)
                       reset_req_in0 => '0',
                                                                            -- (terminated)
                       reset_in1 => '0',
                                                                            -- (terminated)
                       reset_req_in1 => '0',
                                                                            -- (terminated)
                       reset in2 => '0',
                                                                            -- (terminated)
                       reset_req_in2 => '0',
                                                                            -- (terminated)
                                                                            -- (terminated)
                       reset in3 => '0',
                       reset req in3 => '0',
                                                                            -- (terminated)
```

```
reset_in4 => '0',
reset_req_in4 => '0',
                                                                         -- (terminated)
                                                                         -- (terminated)
                reset_in5 => '0',
                                                                         -- (terminated)
                                                                         -- (terminated)
                reset_req_in5 => '0',
                reset_in6 => '0',
                                                                         -- (terminated)
                reset_req_in6 => '0',
reset_in7 => '0',
                                                                         -- (terminated)
                                                                         -- (terminated)
                reset_req_in7 => '0',
                                                                         -- (terminated)
                reset_in8 => '0',
reset_req_in8 => '0',
                                                                         -- (terminated)
                                                                         -- (terminated)
                reset in9 => '0',
                                                                         -- (terminated)
                reset_req_in9 => '0',
                                                                         -- (terminated)
                reset_in10 => '0',
                                                                         -- (terminated)
                reset_req in10 => '0',
                                                                         -- (terminated)
                reset in11 => '0',
                                                                         -- (terminated)
                reset_req_in11 => '0',
                                                                         -- (terminated)
                reset in 12 => '0',
                                                                         -- (terminated)
                                                                         -- (terminated)
                reset_req_in12 => '0',
                reset in1\overline{3} => '0',
                                                                         -- (terminated)
                reset_req_in13 => '0',
reset_in14 => '0',
                                                                         -- (terminated)
                                                                        -- (terminated)
                reset_req_in14 => '0',
                                                                        -- (terminated)
                reset_in15 => '0',
                                                                         -- (terminated)
                reset_req in15 => '0'
                                                                         -- (terminated)
        );
rst controller 001 : component altera reset controller
        generic map (
                NUM RESET INPUTS => 1,
                OUTPUT_RESET_SYNC_EDGES => "deassert",
                                      => 0,
                SYNC DEPTH
                RESET REQUEST PRESENT
                                            => 1,
                RESET REQ WAIT TIME
                MIN_RST ASSERTION TIME
                                             => 3,
                RESET REQ EARLY DSRT TIME => 1,
                USE RESET REQUEST INO => 0,
                USE_RESET_REQUEST_IN1
USE_RESET_REQUEST_IN2
                                             => 0,
                                             => 0,
                USE_RESET_REQUEST IN3
                                             => 0,
                USE RESET REQUEST_IN4
                                             => 0,
                USE_RESET_REQUEST_IN5
USE RESET REQUEST IN6
                                             => 0,
                                             => 0,
                USE RESET REQUEST IN7
                                             => 0,
                USE_RESET_REQUEST_IN8
                                             => 0,
                USE_RESET_REQUEST_IN9
USE_RESET_REQUEST_IN10
                                             => 0,
                                             => 0,
                USE RESET REQUEST IN11 => 0,
                USE_RESET_REQUEST_IN12
USE_RESET_REQUEST_IN13
                                             => 0,
                                             => 0,
                                             => 0,
                USE RESET REQUEST IN14
                                             => 0,
                USE RESET REQUEST IN15
                ADAPT RESET REQUEST
                                              => 0
        port map (
                reset_in0 => hps_0_h2f_reset_reset_n_ports_inv, -- reset_in0.reset
clk => clk_clk, -- clk.clk
reset_out => rst_controller_001_reset_out_reset, -- reset_out.reset
reset_req => open, -- (terminated)
                reset_req_in0 => '0',
reset_in1 => '0',
reset_req_in1 => '0',
                                                                              -- (terminated)
                                                                              -- (terminated)
                                                                              -- (terminated)
                reset_in2 => '0',
reset_req_in2 => '0',
                                                                              -- (terminated)
                                                                             -- (terminated)
                reset in3 => '0',
                                                                              -- (terminated)
                reset_req_in3 => '0',
                                                                             -- (terminated)
                reset_in4 => '0',
                                                                             -- (terminated)
                reset_req_in4 => '0',
                                                                             -- (terminated)
                reset in5 => '0',
                                                                              -- (terminated)
                reset_req_in5 => '0',
                                                                              -- (terminated)
                reset in6 => '0',
                                                                             -- (terminated)
                reset req in6 => '0',
                                                                              -- (terminated)
```

```
reset_in7 => '0',
reset_req_in7 => '0',
reset_in8 => '0',
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                          reset_req_in8 => '0',
                                                                                         -- (terminated)
                         reset_in9 => '0',
reset_req_in9 => '0',
reset_in10 => '0',
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                         reset_req_in10 => '0',
reset_in11 => '0',
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                         reset_req_in11 => '0',
reset_in12 => '0',
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                          reset_req_in12 => '0',
                                                                                         -- (terminated)
                         reset_in13 => '0',
reset_req_in13 => '0',
                                                                                         -- (terminated)
                                                                                         -- (terminated)
                          reset in14 => '0',
                                                                                         -- (terminated)
                          reset_req_in14 => '0',
                                                                                         -- (terminated)
                          reset_in15 => '0',
                                                                                         -- (terminated)
                          reset_req_in15 => '0'
                                                                                         -- (terminated)
                 );
        hps_0_h2f_reset_reset_n_ports_inv <= not hps_0_h2f_reset_reset;
        reset_reset_n_ports_inv <= not reset_reset_n;</pre>
        hps_0_h2f_reset_reset_n <= hps_0_h2f_reset_reset;
end architecture rtl; -- of soc system
```

#### div.gip

```
set global assignment -name IP TOOL NAME "LPM DIVIDE"
set_global_assignment -name IP_TOOL_VERSION "14.0"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
set_global_assignment -name VHDL_FILE [file join $::quartus(qip path) "div.vhd"]
set global assignment -name MISC FILE [file join $::quartus(qip path) "div.cmp"]
                                          div.vhd
-- megafunction wizard: %LPM DIVIDE%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: LPM DIVIDE
-- ------
-- File Name: div.vhd
-- Megafunction Name(s):
                    LPM DIVIDE
-- Simulation Library Files(s):
                   lpm
__ *********************************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- 14.0.2 Build 209 09/17/2014 SJ Full Version
--Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other
--applicable license agreement, including, without limitation,
--that your use is for the sole purpose of programming logic
--devices manufactured by Altera and sold by Altera or its
--authorized distributors. Please refer to the applicable
--agreement for further details.
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY div IS
      PORT
                         : IN STD_LOGIC ;
: IN STD_LOGIC ;
              aclr
              clken
              clock
                           : IN STD LOGIC ;
                          : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
              denom
              numer
              numer
quotient
                               OUT STD LOGIC VECTOR (15 DOWNTO 0);
                           : OUT STD LOGIC_VECTOR (15 DOWNTO 0)
              remain
       );
END div:
ARCHITECTURE SYN OF div IS
                         : STD_LOGIC_VECTOR (15 DOWNTO 0);
       SIGNAL sub wire0
                           : STD LOGIC VECTOR (15 DOWNTO 0);
```

SIGNAL sub wire1

```
COMPONENT lpm divide
       GENERIC (
               lpm drepresentation
                                            : STRING;
                                     : STRING;
               lpm hint
               lpm_nrepresentation : STRING;
               lpm_pipeline : NATURAL;
                                    : STRING;
: NATURAL;
               lpm type
               lpm widthd
               lpm_widthn
                                    : NATURAL
       );
       PORT (
                      aclr : IN STD_LOGIC ;
                      clken : IN STD_LOGIC;
clock : IN STD_LOGIC;
denom : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
                      numer : IN STD LOGIC VECTOR (15 DOWNTO 0);
                      quotient : OUT STD_LOGIC_VECTOR (15 DOWNTO 0); remain : OUT STD_LOGIC_VECTOR (15 DOWNTO 0)
       END COMPONENT;
BEGIN
       quotient <= sub wire0(15 DOWNTO 0);
       remain <= sub wire1(15 DOWNTO 0);
       LPM DIVIDE component : LPM DIVIDE
       GENERIC MAP (
               lpm drepresentation => "UNSIGNED",
               lpm hint => "LPM REMAINDERPOSITIVE=TRUE",
               lpm nrepresentation => "UNSIGNED",
               lpm_pipeline => 4,
               lpm type => "LPM DIVIDE",
               lpm widthd => 16,
               lpm_widthn => 16
       PORT MAP (
               aclr => aclr,
               clken => clken,
               clock => clock,
               denom => denom,
               numer => numer,
               quotient => sub wire0,
               remain => sub wire1
       );
END SYN;
-- CNX file retrieval info
-- -----
-- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone V"
-- Retrieval info: PRIVATE: PRIVATE LPM REMAINDERPOSITIVE STRING "TRUE"
-- Retrieval info: PRIVATE: PRIVATE MAXIMIZE SPEED NUMERIC "-1"
-- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "O"
-- Retrieval info: PRIVATE: USING_PIPELINE NUMERIC "1"
-- Retrieval info: PRIVATE: VERSION NUMBER NUMERIC "2"
-- Retrieval info: PRIVATE: new_diagram STRING "1" -- Retrieval info: LIBRARY: lpm lpm.lpm_components.all
-- Retrieval info: CONSTANT: LPM DREPRESENTATION STRING "UNSIGNED"
-- Retrieval info: CONSTANT: LPM HINT STRING "LPM REMAINDERPOSITIVE=TRUE"
-- Retrieval info: CONSTANT: LPM NREPRESENTATION STRING "UNSIGNED"
-- Retrieval info: CONSTANT: LPM PIPELINE NUMERIC "4"
-- Retrieval info: CONSTANT: LPM TYPE STRING "LPM DIVIDE"
-- Retrieval info: CONSTANT: LPM_WIDTHD NUMERIC "16"
-- Retrieval info: CONSTANT: LPM_WIDTHN NUMERIC "16"
-- Retrieval info: USED PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
```

```
-- Retrieval info: USED PORT: clken 0 0 0 0 INPUT NODEFVAL "clken"
-- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock" -- Retrieval info: USED_PORT: denom 0 0 16 0 INPUT NODEFVAL "denom[15..0]"
-- Retrieval info: USED PORT: numer 0 0 16 0 INPUT NODEFVAL "numer[15..0]"
-- Retrieval info: USED_PORT: quotient 0 0 16 0 OUTPUT NODEFVAL "quotient[15..0]"
-- Retrieval info: USED PORT: remain 0 0 16 0 OUTPUT NODEFVAL "remain[15..0]"
-- Retrieval info: CONNECT: @aclr 0 0 0 aclr 0 0 0 0
-- Retrieval info: CONNECT: @clken 0 0 0 clken 0 0 0
-- Retrieval info: CONNECT: @clock 0 0 0 clock 0 0 0 0 -- Retrieval info: CONNECT: @denom 0 0 16 0 denom 0 0 16 0
-- Retrieval info: CONNECT: @numer 0 0 16 0 numer 0 0 16 0
-- Retrieval info: CONNECT: quotient 0 0 16 0 @quotient 0 0 16 0
-- Retrieval info: CONNECT: remain 0 0 16 0 @remain 0 0 16 0
-- Retrieval info: GEN FILE: TYPE_NORMAL div.vhd TRUE
-- Retrieval info: GEN FILE: TYPE NORMAL div.inc FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL div.cmp TRUE
-- Retrieval info: GEN FILE: TYPE NORMAL div.bsf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL div_inst.vhd FALSE
-- Retrieval info: LIB FILE: lpm
```

# div\_unit.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
ENTITY div unit IS
        PORT (
                 clk, reset, enable : IN STD_LOGIC;
div_denom, div_numer : IN STD_LOGIC_VECTOR(15 DOWNTO 0);
                 div done
                                                                              : OUT STD LOGIC;
                 div_quot, div_rem
                                                    : OUT STD LOGIC VECTOR (15 DOWNTO 0)
END ENTITY div unit;
ARCHITECTURE Behaviour OF div unit IS
        COMPONENT div
                 PORT (
                                       : IN STD_LOGIC ;
: IN STD_LOGIC ;
                          aclr
                          clken
                                          : IN STD LOGIC ;
                          clock
                                         : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
                          denom
                          numer
                          quotient
                                         : OUT STD LOGIC VECTOR (15 DOWNTO 0)
                          remain
                 ) ;
        END COMPONENT;
        SIGNAL done0, done1, done2, done3 : STD_LOGIC;
                                   : STD LOGIC VECTOR(15 DOWNTO 0);
        SIGNAL temp q, temp r
BEGIN
        divider : div
        PORT MAP (
                 aclr => reset,
                 clken => enable,
                 clock => clk,
                 denom => div_denom,
                 numer => div numer,
                 quotient => temp_q,
remain => temp_r
        );
        PROCESS(clk, reset, enable)
        BEGIN
                 IF(reset = '1')THEN
                          done0 <= '0';
                          done1 <= '0';
                          done2 <= '0';
                          done3 <= '0';
                 ELSIF(rising_edge(clk))THEN
                          IF(enable = '1')THEN
                                 done0 <= '1';
                          END IF;
                          --pipeline cycle counting
                          done1 <= done0;</pre>
                          done2 <= done1;
                          done3 <= done2;
                 END IF;
        END PROCESS;
        div_quot <= temp_q;
div_rem <= temp_r;</pre>
        div done <= done3;
END Behaviour;
```

# div control.vhd

```
-- div control.vhd
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity div control is
       port (
               avs s0 address : in std logic vector(3 downto 0) := (others => '0'); --
s0.address
                                                                      := '0';
                                 : in std logic
               avs s0 write
.write
               avs s0 writedata: in std logic vector(31 downto 0) := (others => '0'); --
.writedata
                                 : in std logic
                                                                      := '0';
               avs_s0_read
.read
               avs s0 readdata : out std logic vector(31 downto 0);
.readdata
                                                                      := '0';
               clk
                                : in std logic
clock.clk
                                : in std logic
                                                                      := '0';
               reset
reset.reset
               div start
                               : out std logic vector(31 downto 0);
.m_start
                                : out std logic vector(31 downto 0);
               div reset
.m reset
               div done
                               : in std logic vector(31 downto 0) := (others => '0') --
.m done
end entity div control;
architecture rtl of div control is
       SIGNAL start, reset2 : STD logic vector(31 DOWNTO 0);
begin
               PROCESS(clk, reset, avs_s0_address, avs_s0_write, avs_s0_writedata, avs_s0_read)
       BEGIN
               IF(reset = '1')THEN
                       start <= (OTHERS => '0');
                       reset2 <= (OTHERS => '0');
               ELSIF(rising edge(clk))THEN
                       IF(avs_s0_write = '1')THEN
                               CASE avs s0 address IS
                                      WHEN "0000" =>
                                              start <= avs s0 writedata;
                                      WHEN "0001" =>
                                             reset2 <= avs s0 writedata;
                                      WHEN OTHERS =>
                              END CASE;
                       ELSIF(avs s0 read = '1')THEN
                               reset2 <= (OTHERS => '0');
                              CASE avs_s0_address IS WHEN "0000" =>
                                              avs s0 readdata <= start;</pre>
                                      WHEN "0001" =>
                                              avs s0 readdata <= reset2;</pre>
                                      WHEN "0010" =>
                                              avs s0 readdata <= div done;
                                      WHEN OTHERS =>
                              END CASE;
                       END IF;
               END IF;
       END PROCESS;
```

```
div_start <= start;
    div_reset <= reset2;
end architecture rtl;</pre>
```

# div data.vhd

```
-- div data.vhd
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity div data is
       port (
               avs s0 address : in std logic vector(3 downto 0) := (others => '0'); --
s0.address
               avs s0 read
                              : in std logic
                                                                     := '0';
.read
               avs s0 write : in std logic
                                                                     := '0';
.write
               avs s0 readdata : out std logic vector(31 downto 0);
readdata
               avs s0 writedata : in std logic vector(31 downto 0) := (others => '0'); --
s0.address
               clk
                               : in std logic
                                                                     := '0';
clock.clk
                                                                     := '0';
                               : in std logic
               reset
reset.reset
               div denom
                               : out std logic vector(31 downto 0);
mult input.m in1
               div numer
                               : out std logic vector(31 downto 0);
mult input.m in2
                               : in std logic vector(31 downto 0) := (others => '0'); --
               div quot
mult_output.m_result
                               : in std logic vector(31 downto 0) := (others => '0') --
               div rem
mult_output.m_result
end entity div data;
architecture rtl of div data is
       SIGNAL in1, in2 : STD logic vector(31 DOWNTO 0);
begin
       PROCESS(clk, reset, avs_s0_read, avs_s0_write, avs_s0_address, avs_s0_writedata)
       BEGIN
               IF(reset = '1')THEN
                       avs_s0_readdata <= (OTHERS => '0');
                       in1 <= (OTHERS => '0');
                       in2 <= (OTHERS => '0');
               ELSIF(rising edge(clk))THEN
                       \overline{\text{IF}} (avs s0 read = '1') THEN
                              \stackrel{-}{\text{CASE}} avs s0 address IS
                                      WHEN "0000" =>
                                      avs_s0_readdata <= div_quot;
WHEN "0001" =>
                                             avs s0 readdata <= div rem;
                                      WHEN "0010" =>
                                              avs s0 readdata <= in1;
                                      WHEN "0011" =>
                                             avs s0 readdata <= in2;
                                      WHEN OTHERS =>
                                              avs_s0_readdata <= (OTHERS => '0');
                              END CASE;
                       ELSIF(avs_s0_write = '1')THEN
                               CASE avs s0 address IS
                                      WHEN "0000" =>
                                              in1 <= "00000000000000000" & avs_s0_writedata(15
DOWNTO 0);
                                      WHEN "0001" =>
                                              in2 <= "00000000000000000" & avs s0 writedata(15
DOWNTO 0):
                                      WHEN OTHERS =>
                                      END CASE;
```

END iF; END IF; END PROCESS;

div\_denom <= in1;
div\_numer <= in2;</pre>

end architecture rtl; -- of mult\_output

# Appendix C: Supporting Files (given by lab)

# pin\_assignment\_DE1-SoC.tcl

```
set global assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set global assignment -name DEVICE FILTER PACKAGE FBGA
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to ADC CS N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to ADC DOUT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD ADCDAT
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to AUD ADCLRCK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK
set instance assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT set instance assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to CLOCK 50
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to CLOCK2 50
# CLOCK3
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to CLOCK3 50
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to CLOCK4 50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM ADDR[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM ADDR[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM ADDR[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM ADDR[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM ADDR[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM ADDR[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM ADDR[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM BA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM BA[1]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM CAS N
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM CKE
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM DQ[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM DQ[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM DQ[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM DQ[9]
    instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM DQ[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM DQ[12]
```

```
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM DQ[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM DQ[15]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to DRAM LDQM
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM RAS N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to FAN CTRL
# FPGA
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to FPGA I2C SCLK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to FPGA I2C SDAT
# GPIO
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[6]
set instance assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] set instance assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[16]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[18]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[20]
set_instance_assignment -name IO_STANDARD "3.3-V_LVTTL" -to GPIO_0[21] set_instance_assignment -name_IO_STANDARD "3.3-V_LVTTL" -to GPIO_0[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[26]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[30]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[32]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 0[33]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 0[34]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9]
     instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[10]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16]
     instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[17]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[18]
```

```
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[19]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[21]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[22]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[23]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[26]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[29]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[30]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[33]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO 1[34]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to GPIO 1[35]
# HEXO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX0[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6]
# HEX1
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX1[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX1[6]
# HEX2
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX2[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX2[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX2[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX3[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1]
     instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX3[2]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX3[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6]
# HEX4
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX4[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX4[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4]
set_instance_assignment -name IO_STANDARD "3.3-V_LVTTL" -to HEX4[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX4[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4]
    instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HEX5[6]
```

```
# HPS
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS CONV USB N
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 A[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 A[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[2] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[3]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 A[4]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[5] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[6]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 A[7]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 A[8]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[9] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[10]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 A[11]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_A[12]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 A[13]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 A[14]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 BA[0]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_BA[1] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_BA[2]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 CAS n
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 CKE
set instance assignment -name IO STANDARD "Differential 1.5-V SSTL Class I" -to HPS DDR3 CK n
set instance assignment -name IO STANDARD "Differential 1.5-V SSTL Class I" -to HPS DDR3 CK p
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 CS n
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DM[0] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DM[1]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DM[2]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DM[3]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[0] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[1]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[2]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[3] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[4]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[5]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3 DQ[6]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[7]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[8]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[9]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[10] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[11]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[12]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[13]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[14] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[15]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[16]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[17] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[18]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[19]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[20]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[21] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[22]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[23]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[24] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[25]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[26]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[27]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[28] set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[29]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 DQ[30]
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS_DDR3_DQ[31] set_instance_assignment -name IO_STANDARD "Differential 1.5-V SSTL Class I" -to HPS_DDR3_DQS_n[0]
set instance assignment -name IO STANDARD "Differential 1.5-V SSTL Class I" -to HPS DDR3 DQS n[1]
set instance assignment -name IO STANDARD "Differential 1.5-V SSTL Class I" -to HPS DDR3 DQS n[2]
set_instance_assignment -name IO_STANDARD "Differential 1.5-V SSTL Class I" -to HPS_DDR3_DQS_n[3] set_instance_assignment -name IO_STANDARD "Differential 1.5-V SSTL Class I" -to HPS_DDR3_DQS_p[0]
set instance assignment -name IO STANDARD "Differential 1.5-V SSTL Class I" -to HPS DDR3 DQS p[1]
set_instance_assignment -name IO_STANDARD "Differential 1.5-V SSTL Class I" -to HPS_DDR3_DQS_p[2] set_instance_assignment -name IO_STANDARD "Differential 1.5-V SSTL Class I" -to HPS_DDR3_DQS_p[3]
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 ODT
```

```
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 RAS n
set_instance_assignment -name IO_STANDARD "SSTL-15 Class I" -to HPS DDR3 RESET n
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 RZQ
set instance assignment -name IO STANDARD "SSTL-15 Class I" -to HPS DDR3 WE n
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS ENET GTX CLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS ENET MDIO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS ENET RX DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS ENET RX DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS ENET TX DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS ENET TX EN
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS FLASH DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS FLASH NCSO
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS GSENSOR INT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS I2C2 SCLK
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS LED
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS SD CMD
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS SD DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS SPIM MOSI
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS USB CLKOUT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS USB DATA[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS USB DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS USB DATA[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to HPS USB NXT
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to IRDA RXD
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to IRDA TXD
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to KEY[0]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to KEY[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3]
```

```
# LEDR
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0]
    ___instance_assignment -name IO STANDARD "3.3-V LVTTL" -to LEDR[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to LEDR[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to LEDR[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to LEDR[9]
# PS2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2 CLK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to PS2 CLK2
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to PS2 DAT2
# SW
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to TD CLK27
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1]
     instance assignment -name IO STANDARD "3.3-V LVTTL" -to TD DATA[2]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to TD DATA[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD DATA[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD DATA[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA B[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1]
     instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA B[2]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA B[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA B[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA B[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA G[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3]
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to VGA G[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5]
    instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA G[6]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA G[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA HS
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA R[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3]
    ___instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA R[4]
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA R[5]
```

```
set instance assignment -name IO STANDARD "3.3-V LVTTL" -to VGA R[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N
set_instance_assignment -name IO STANDARD "3.3-V LVTTL" -to VGA VS
set global assignment -name CYCLONEII RESERVE NCEO AFTER CONFIGURATION "USE AS REGULAR IO"
set location assignment PIN AJ4 -to ADC CS N
set location assignment PIN AK4 -to ADC DIN
set location assignment PIN AK3 -to ADC DOUT
set location assignment PIN AK2 -to ADC SCLK
set location assignment PIN K7 -to AUD ADCDAT
set_location_assignment PIN K8 -to AUD ADCLRCK
set location assignment PIN H7 -to AUD BCLK
set location assignment PIN J7 -to AUD DACDAT
set location assignment PIN H8 -to AUD DACLRCK
set_location_assignment PIN_G7 -to AUD_XCK set_location_assignment PIN_AF14 -to CLOCK_50
set location assignment PIN AA16 -to CLOCK2 50
set_location_assignment PIN_Y26 -to CLOCK3_50
set location assignment PIN K14 -to CLOCK4 50
set location assignment PIN AK14 -to DRAM ADDR[0]
set_location_assignment PIN_AH14 -to DRAM ADDR[1]
set location assignment PIN AG15 -to DRAM ADDR[2]
set location assignment PIN AE14 -to DRAM ADDR[3]
set location assignment PIN AB15 -to DRAM ADDR[4]
set_location_assignment PIN_AC14 -to DRAM ADDR[5]
set location assignment PIN AD14 -to DRAM ADDR[6]
set_location_assignment PIN AF15 -to DRAM ADDR[7]
set location assignment PIN AH15 -to DRAM ADDR[8]
set location assignment PIN AG13 -to DRAM ADDR[9]
set_location_assignment PIN AG12 -to DRAM ADDR[10]
set location assignment PIN AH13 -to DRAM ADDR[11]
set location assignment PIN AJ14 -to DRAM ADDR[12]
set location assignment PIN AF13 -to DRAM BA[0]
set location assignment PIN AJ12 -to DRAM BA[1]
set location assignment PIN AF11 -to DRAM CAS N
set_location_assignment PIN_AK13 -to DRAM_CKE
set location assignment PIN AH12 -to DRAM CLK
set location assignment PIN AG11 -to DRAM CS N
set location assignment PIN AK6 -to DRAM DQ[0]
set location assignment PIN AJ7 -to DRAM DQ[1]
set location assignment PIN AK7 -to DRAM DQ[2]
set location assignment PIN AK8 -to DRAM DQ[3]
set location assignment PIN AK9 -to DRAM DQ[4]
set location assignment PIN AG10 -to DRAM DQ[5]
set location assignment PIN AK11 -to DRAM DQ[6]
set_location_assignment PIN_AJ11 -to DRAM DQ[7]
set location assignment PIN AH10 -to DRAM DQ[8]
set_location_assignment PIN AJ10 -to DRAM DQ[9]
set location assignment PIN AJ9 -to DRAM DQ[10]
set_location_assignment PIN_AH9 -to DRAM_DQ[11]
set location assignment PIN AH8 -to DRAM DQ[12]
set location assignment PIN AH7 -to DRAM DQ[13]
set location assignment PIN AJ6 -to DRAM DQ[14]
set location assignment PIN AJ5 -to DRAM DQ[15]
set_location_assignment PIN AB13 -to DRAM LDQM
set location assignment PIN AE13 -to DRAM RAS N
set_location_assignment PIN AK12 -to DRAM UDOM
set_location_assignment PIN AA13 -to DRAM WE N
set location assignment PIN AA12 -to FAN CTRL
set_location_assignment PIN_J12 -to FPGA I2C SCLK
set_location_assignment PIN_K12 -to FPGA_I2C_SDAT
\verb|set_location_assignmentPIN_AC18 - to GPIO 0[0]|\\
set location assignment PIN Y17 -to GPIO 0[1]
set_location_assignment PIN_AD17 -to GPIO_0[2]
set location assignment PIN Y18 -to GPIO 0[3]
set location assignment PIN AK16 -to GPIO 0[4]
```

```
set location assignment PIN AK18 -to GPIO 0[5]
set_location_assignment PIN_AK19 -to GPIO 0[6]
set location assignment PIN AJ19 -to GPIO 0[7]
set location assignment PIN AJ17 -to GPIO 0[8]
set location assignment PIN AJ16 -to GPIO 0[9]
set location assignment PIN AH18 -to GPIO 0[10]
set_location_assignment PIN_AH17 -to GPIO 0[11]
set location assignment PIN AG16 -to GPIO 0[12]
set_location_assignment PIN_AE16 -to GPIO_0[13]
set location assignment PIN AF16 -to GPIO 0[14]
set location assignment PIN AG17 -to GPIO 0[15]
set_location_assignment PIN_AA18 -to GPIO_0[16]
set location assignment PIN AA19 -to GPIO 0[17]
set location assignment PIN AE17 -to GPIO 0[18]
set location assignment PIN AC20 -to GPIO 0[19]
set_location_assignment PIN_AH19 -to GPIO_0[20]
set location assignment PIN AJ20 -to GPIO 0[21]
set location assignment PIN AH20 -to GPIO 0[22]
set location assignment PIN AK21 -to GPIO 0[23]
set location assignment PIN AD19 -to GPIO 0[24]
set_location_assignment PIN_AD20 -to GPIO 0[25]
set location assignment PIN AE18 -to GPIO 0[26]
set_location_assignment PIN_AE19 -to GPIO_0[27]
set location assignment PIN AF20 -to GPIO 0[28]
set location assignment PIN AF21 -to GPIO 0[29]
set_location_assignment PIN_AF19 -to GPIO_0[30]
set location assignment PIN AG21 -to GPIO 0[31]
set location assignment PIN AF18 -to GPIO 0[32]
set location assignment PIN AG20 -to GPIO 0[33]
set location assignment PIN AG18 -to GPIO 0[34]
set location assignment PIN AJ21 -to GPIO 0[35]
set location assignment PIN AB17 -to GPIO 1[0]
set location assignment PIN AA21 -to GPIO 1[1]
set_location_assignment PIN_AB21 -to GPIO_1[2]
set location assignment PIN AC23 -to GPIO 1[3]
set location assignment PIN AD24 -to GPIO 1[4]
set location assignment PIN AE23 -to GPIO 1[5]
set location assignment PIN AE24 -to GPIO 1[6]
set location assignment PIN AF25 -to GPIO 1[7]
set location assignment PIN AF26 -to GPIO 1[8]
set_location_assignment PIN_AG25 -to GPIO_1[9]
set location assignment PIN AG26 -to GPIO 1[10]
set location assignment PIN AH24 -to GPIO 1[11]
set location assignment PIN AH27 -to GPIO 1[12]
set location assignment PIN AJ27 -to GPIO 1[13]
set location assignment PIN AK29 -to GPIO 1[14]
set location assignment PIN AK28 -to GPIO 1[15]
set_location_assignment PIN_AK27 -to GPIO 1[16]
set location assignment PIN AJ26 -to GPIO 1[17]
set location assignment PIN AK26 -to GPIO 1[18]
set_location_assignment PIN_AH25 -to GPIO 1[19]
set_location_assignment PIN_AJ25 -to GPIO_1[20] set_location_assignment PIN_AJ24 -to GPIO_1[21]
set location assignment PIN AK24 -to GPIO 1[22]
set_location_assignment PIN_AG23 -to GPIO_1[23]
set location assignment PIN AK23 -to GPIO 1[24]
set location assignment PIN AH23 -to GPIO 1[25]
set location assignment PIN AK22 -to GPIO 1[26]
set location assignment PIN AJ22 -to GPIO 1[27]
set_location_assignment PIN AH22 -to GPIO 1[28]
set location assignment PIN AG22 -to GPIO 1[29]
set_location_assignment PIN_AF24 -to GPIO 1[30]
set location assignment PIN AF23 -to GPIO 1[31]
set location assignment PIN AE22 -to GPIO 1[32]
set_location_assignment PIN_AD21 -to GPIO 1[33]
set_location_assignment PIN_AA20 -to GPIO_1[34] set_location_assignment PIN_AC22 -to GPIO_1[35]
set location assignment PIN AE26 -to HEX0[0]
set_location_assignment PIN_AE27 -to HEX0[1]
    location assignment PIN AE28 -to HEX0[2]
set location assignment PIN AG27 -to HEX0[3]
```

```
set location assignment PIN AF28 -to HEX0[4]
set_location_assignment PIN AG28 -to HEX0[5]
set location assignment PIN AH28 -to HEX0[6]
set location assignment PIN AJ29 -to HEX1[0]
set location assignment PIN AH29 -to HEX1[1]
set location assignment PIN AH30 -to HEX1[2]
set_location_assignment PIN AG30 -to HEX1[3]
set location assignment PIN AF29 -to HEX1[4]
set_location_assignment PIN_AF30 -to HEX1[5]
set location assignment PIN AD27 -to HEX1[6]
set location assignment PIN AB23 -to HEX2[0]
set_location_assignment PIN_AE29 -to HEX2[1]
set location assignment PIN AD29 -to HEX2[2]
set location assignment PIN AC28 -to HEX2[3]
set location assignment PIN AD30 -to HEX2[4]
set_location_assignment PIN AC29 -to HEX2[5]
set location assignment PIN AC30 -to HEX2[6]
set_location_assignment PIN AD26 -to HEX3[0]
set location assignment PIN AC27 -to HEX3[1]
set location assignment PIN AD25 -to HEX3[2]
set_location_assignment PIN AC25 -to HEX3[3]
set location assignment PIN AB28 -to HEX3[4]
set_location_assignment PIN_AB25 -to HEX3[5]
set location assignment PIN AB22 -to HEX3[6]
set location assignment PIN AA24 -to HEX4[0]
set_location_assignment PIN_Y23 -to HEX4[1]
set location assignment PIN Y24 -to HEX4[2]
set location assignment PIN W22 -to HEX4[3]
set location assignment PIN W24 -to HEX4[4]
set_location_assignment PIN_V23 -to HEX4[5]
set location assignment PIN W25 -to HEX4[6]
set_location_assignment PIN V25 -to HEX5[0]
set location assignment PIN AA28 -to HEX5[1]
set_location_assignment PIN_Y27 -to HEX5[2]
set_location_assignment PIN AB27 -to HEX5[3]
set location assignment PIN AB26 -to HEX5[4]
set location assignment PIN AA26 -to HEX5[5]
set location assignment PIN AA25 -to HEX5[6]
set location assignment PIN D25 -to HPS CLOCK1 25
set location assignment PIN F25 -to HPS CLOCK2 25
set_location_assignment PIN_B15 -to HPS_CONV_USB_N
set location assignment PIN F26 -to HPS DDR3 A[0]
set location assignment PIN G30 -to HPS DDR3 A[1]
set location assignment PIN F28 -to HPS DDR3 A[2]
set location assignment PIN F30 -to HPS DDR3 A[3]
set location assignment PIN J25 -to HPS DDR3 A[4]
set location assignment PIN J27 -to HPS DDR3 A[5]
set location assignment PIN F29 -to HPS DDR3 A[6]
set_location_assignment PIN E28 -to HPS DDR3 A[7]
set location assignment PIN H27 -to HPS DDR3 A[8]
set_location_assignment PIN_G26 -to HPS DDR3 A[9]
set location assignment PIN D29 -to HPS DDR3 A[10]
set_location_assignment PIN C30 -to HPS DDR3 A[11]
set location assignment PIN B30 -to HPS DDR3 A[12]
set_location_assignment PIN_C29 -to HPS_DDR3_A[13]
set location assignment PIN H25 -to HPS DDR3 A[14]
set location assignment PIN E29 -to HPS DDR3 BA[0]
set_location_assignment PIN_J24 -to HPS_DDR3_BA[1]
set location assignment PIN J23 -to HPS DDR3 BA[2]
set location assignment PIN E27 -to HPS DDR3 CAS n
set location assignment PIN L29 -to HPS DDR3 CKE
set_location_assignment PIN_L23 -to HPS DDR3 CK n
set location assignment PIN M23 -to HPS DDR3 CK p
set location assignment PIN H24 -to HPS DDR3 CS n
set location assignment PIN K28 -to HPS DDR3 DM[0]
set location assignment PIN M28 -to HPS DDR3 DM[1]
set_location_assignment PIN R28 -to HPS DDR3 DM[2]
set location assignment PIN W30 -to HPS DDR3 DM[3]
set_location_assignment PIN_M19 -to HPS_DDR3_DQS_n[0]
set location assignment PIN N24 -to HPS DDR3 DQS n[1]
set location assignment PIN R18 -to HPS DDR3 DQS n[2]
```

```
set location assignment PIN R21 -to HPS DDR3 DQS n[3]
set_location_assignment PIN N18 -to HPS DDR3 DQS p[0]
set location assignment PIN N25 -to HPS DDR3 DQS p[1]
set location assignment PIN R19 -to HPS DDR3 DQS p[2]
set location assignment PIN R22 -to HPS DDR3 DQS p[3]
set location assignment PIN K23 -to HPS DDR3 DQ[0]
set_location_assignment PIN K22 -to HPS DDR3 DQ[1]
set location assignment PIN H30 -to HPS DDR3 DQ[2]
set_location_assignment PIN_G28 -to HPS_DDR3_DQ[3]
set location assignment PIN L25 -to HPS DDR3 DQ[4]
set location assignment PIN L24 -to HPS DDR3 DQ[5]
set_location_assignment PIN_J30 -to HPS_DDR3 DQ[6]
set location assignment PIN J29 -to HPS DDR3 DQ[7]
set location assignment PIN K26 -to HPS DDR3 DQ[8]
set location assignment PIN L26 -to HPS DDR3 DQ[9]
set_location_assignment PIN_K29 -to HPS DDR3 DQ[10]
set location assignment PIN K27 -to HPS DDR3 DQ[11]
set location assignment PIN M26 -to HPS DDR3 DQ[12]
set location assignment PIN M27 -to HPS DDR3 DQ[13]
set_location_assignment PIN_L28 -to HPS_DDR3_DQ[14] set_location_assignment PIN_M30 -to HPS_DDR3_DQ[15]
set location assignment PIN U26 -to HPS DDR3 DQ[16]
set_location_assignment PIN_T26 -to HPS_DDR3_DQ[17]
set location assignment PIN N29 -to HPS DDR3 DQ[18]
set location assignment PIN N28 -to HPS DDR3 DQ[19]
set location assignment PIN P26 -to HPS DDR3 DQ[20]
set location assignment PIN P27 -to HPS DDR3 DQ[21]
set location assignment PIN N27 -to HPS DDR3 DQ[22]
set location assignment PIN R29 -to HPS DDR3 DQ[23]
set location assignment PIN P24 -to HPS DDR3 DQ[24]
set location assignment PIN P25 -to HPS DDR3 DQ[25]
set location assignment PIN T29 -to HPS DDR3 DQ[26]
set location assignment PIN T28 -to HPS DDR3 DQ[27]
set location assignment PIN R27 -to HPS DDR3 DQ[28]
set location assignment PIN R26 -to HPS DDR3 DQ[29]
set location assignment PIN V30 -to HPS DDR3 DQ[30]
set location assignment PIN W29 -to HPS DDR3 DQ[31]
set location assignment PIN H28 -to HPS DDR3 ODT
set location assignment PIN D30 -to HPS DDR3 RAS n
set location assignment PIN P30 -to HPS DDR3 RESET n
set_location_assignment PIN_D27 -to HPS_DDR3_RZQ
set location assignment PIN C28 -to HPS DDR3 WE n
set location assignment PIN H19 -to HPS ENET GTX CLK
set location assignment PIN C19 -to HPS ENET INT N
set location assignment PIN B21 -to HPS ENET MDC
set location assignment PIN E21 -to HPS ENET MDIO
set location assignment PIN E18 -to HPS ENET RESET N
set location assignment PIN G20 -to HPS ENET RX CLK
set location assignment PIN A21 -to HPS ENET RX DATA[0]
set location assignment PIN B20 -to HPS ENET RX DATA[1]
set location assignment PIN B18 -to HPS ENET RX DATA[2]
set location assignment PIN D21 -to HPS ENET RX DATA[3] set location assignment PIN K17 -to HPS ENET RX DV
set location assignment PIN F20 -to HPS ENET TX DATA[0]
set_location_assignment PIN_J19 -to HPS_ENET_TX_DATA[1]
set location assignment PIN F21 -to HPS ENET TX DATA[2]
set location assignment PIN F19 -to HPS ENET TX DATA[3]
set location assignment PIN A20 -to HPS ENET TX EN
set location assignment PIN B22 -to HPS GSENSOR INT
set location assignment PIN E23 -to HPS I2C1 SCLK
set location assignment PIN C24 -to HPS I2C1 SDAT
set_location_assignment PIN_H23 -to HPS_I2C2 SCLK
set location assignment PIN A25 -to HPS I2C2 SDAT
set location assignment PIN H17 -to HPS LTC GPIO
set_location_assignment PIN_A16 -to HPS SD CLK
set location assignment PIN F18 -to HPS SD CMD
set_location_assignment PIN_G18 -to HPS SD DATA[0]
set location assignment PIN C17 -to HPS SD DATA[1]
set_location_assignment PIN_D17 -to HPS_SD_DATA[2]
set location assignment PIN B16 -to HPS SD DATA[3]
set location assignment PIN C23 -to HPS SPIM CLK
```

```
set location assignment PIN E24 -to HPS SPIM MISO
set_location_assignment PIN D22 -to HPS SPIM MOSI
set location assignment PIN D24 -to HPS SPIM SS
set location assignment PIN B25 -to HPS UART RX
set location assignment PIN C25 -to HPS UART TX
set location assignment PIN N16 -to HPS USB CLKOUT
set location assignment PIN E16 -to HPS USB DATA[0]
set location assignment PIN G16 -to HPS USB DATA[1]
set_location_assignment PIN_D16 -to HPS_USB_DATA[2]
set location assignment PIN D14 -to HPS USB DATA[3]
set location assignment PIN A15 -to HPS USB DATA[4]
set location assignment PIN C14 -to HPS USB DATA[5]
set location assignment PIN D15 -to HPS USB DATA[6]
set location assignment PIN M17 -to HPS USB DATA[7]
set location assignment PIN E14 -to HPS USB DIR
set_location_assignment PIN_A14 -to HPS_USB_NXT
set location assignment PIN G17 -to HPS USB RESET
set location assignment PIN C15 -to HPS USB STP
set location assignment PIN J12 -to I2C SCLK
set location assignment PIN K12 -to I2C SDAT
set_location_assignment PIN_AA30 -to IRDA RXD
set location assignment PIN AB30 -to IRDA TXD
set_location_assignment PIN_AA14 -to KEY[0]
set location assignment PIN AA15 -to KEY[1]
set location assignment PIN W15 -to KEY[2]
set_location_assignment PIN_Y16 -to KEY[3]
set location assignment PIN V16 -to LEDR[0]
set location assignment PIN W16 -to LEDR[1]
set location assignment PIN V17 -to LEDR[2]
set_location_assignment PIN V18 -to LEDR[3]
set location assignment PIN W17 -to LEDR[4]
set_location_assignment PIN W19 -to LEDR[5]
set location assignment PIN Y19 -to LEDR[6]
set_location_assignment PIN_W20 -to LEDR[7]
set_location_assignment PIN W21 -to LEDR[8]
set location assignment PIN Y21 -to LEDR[9]
set location assignment PIN AD7 -to PS2 CLK
set location assignment PIN AD9 -to PS2 CLK2
set location assignment PIN AE7 -to PS2 DAT
set location assignment PIN AE9 -to PS2 DAT2
set_location_assignment PIN_AB12 -to SW[0]
set_location_assignment PIN AC12 -to SW[1]
set location assignment PIN AF9 -to SW[2]
set location assignment PIN AF10 -to SW[3]
set location assignment PIN AD11 -to SW[4]
set location assignment PIN AD12 -to SW[5]
set location assignment PIN AE11 -to SW[6]
set_location_assignment PIN_AC9 -to SW[7]
set_location_assignment PIN AD10 -to SW[8]
set location assignment PIN AE12 -to SW[9]
set_location_assignment PIN_H15 -to TD CLK27
set location assignment PIN_D2 -to TD_DATA[0] set location assignment PIN_B1 -to TD_DATA[1]
set location assignment PIN E2 -to TD DATA[2]
set_location_assignment PIN_B2 -to TD_DATA[3]
set location assignment PIN D1 -to TD DATA[4]
set location assignment PIN E1 -to TD DATA[5]
set location assignment PIN C2 -to TD DATA[6]
set location assignment PIN B3 -to TD DATA[7]
set_location_assignment PIN_A5 -to TD HS
set location assignment PIN F6 -to TD RESET N
set_location_assignment PIN_A3 -to TD_VS
set location assignment PIN B13 -to VGA B[0]
set location assignment PIN G13 -to VGA B[1]
set_location_assignment PIN_H13 -to VGA B[2]
set location assignment PIN F14 -to VGA B[3]
set_location_assignment PIN H14 -to VGA B[4]
set location assignment PIN F15 -to VGA B[5]
set_location_assignment PIN_G15 -to VGA_B[6]
set location assignment PIN J14 -to VGA B[7]
set location assignment PIN F10 -to VGA BLANK N
```

```
set location assignment PIN All -to VGA CLK
set_location_assignment PIN_J9 -to VGA_G[0] set_location_assignment PIN_J10 -to VGA_G[1]
set location assignment PIN H12 -to VGA G[2]
set_location_assignment PIN_G10 -to VGA G[3]
set_location_assignment PIN_G11 -to VGA_G[4] set_location_assignment PIN_G12 -to VGA_G[5]
set location assignment PIN F11 -to VGA G[6]
set_location_assignment PIN_E11 -to VGA_G[7] set_location_assignment PIN_B11 -to VGA_HS
set location assignment PIN A13 -to VGA R[0]
set_location_assignment PIN_C13 -to VGA R[1]
set location assignment PIN E13 -to VGA R[2]
set_location_assignment PIN B12 -to VGA R[3]
set location assignment PIN C12 -to VGA R[4]
set_location_assignment PIN_D12 -to VGA_R[5]
set location assignment PIN E12 -to VGA R[6]
set location assignment PIN F13 -to VGA R[7]
set location assignment PIN C10 -to VGA SYNC N
set location assignment PIN D11 -to VGA VS
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section id Top
set global assignment -name PARTITION FITTER PRESERVATION LEVEL PLACEMENT AND ROUTING -section id
Top
set global assignment -name PARTITION COLOR 16764057 -section id Top
set_global_assignment -name STRATIX DEVICE IO STANDARD "2.5 V"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set instance assignment -name PARTITION HIERARCHY root partition -to | -section id Top
```

#### mult.gip

```
set global assignment -name IP TOOL NAME "LPM MULT"
set_global_assignment -name IP_TOOL_VERSION "14.0"
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "{Cyclone V}"
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) "mult.vhd"]
set global assignment -name MISC FILE [file join $::quartus(qip path) "mult.cmp"]
                                         mult.vhd
-- megafunction wizard: %LPM MULT%
-- GENERATION: STANDARD
-- VERSION: WM1.0
-- MODULE: 1pm mult
-- ------
-- File Name: mult.vhd
-- Megafunction Name(s):
                    lpm mult
-- Simulation Library Files(s):
                   lpm
__ ******************
-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
-- 14.0.2 Build 209 09/17/2014 SJ Full Version
--Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
--Your use of Altera Corporation's design tools, logic functions
--and other software and tools, and its AMPP partner logic
--functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
--associated documentation or information are expressly subject
--to the terms and conditions of the Altera Program License
--Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other
--applicable license agreement, including, without limitation,
--that your use is for the sole purpose of programming logic
--devices manufactured by Altera and sold by Altera or its
--authorized distributors. Please refer to the applicable
--agreement for further details.
LIBRARY ieee;
USE ieee.std logic 1164.all;
LIBRARY lpm;
USE lpm.all;
ENTITY mult IS
      PORT
                        : IN STD_LOGIC ;
: IN STD_LOGIC ;
              aclr
              clken
              clock
                           : IN STD LOGIC ;
                          : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
              dataa
              datab
```

: OUT STD LOGIC\_VECTOR (31 DOWNTO 0)

SIGNAL sub\_wire0 : STD LOGIC VECTOR (31 DOWNTO 0);

result

);

ARCHITECTURE SYN OF mult IS

END mult;

56

```
COMPONENT lpm mult
        GENERIC (
               : STRING;
                lpm widtha
                                      : NATURAL;
                lpm_widthb
                                      : NATURAL;
                lpm widthp
        );
        PORT (
                        aclr
                               : IN STD LOGIC ;
                        clken : IN STD LOGIC ;
                        clock : IN STD LOGIC ;
                       dataa : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
datab : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
        END COMPONENT;
BEGIN
                 <= sub_wire0(31 DOWNTO 0);
        result
        lpm mult component : lpm_mult
        GENERIC MAP (
                lpm hint => "MAXIMIZE SPEED=5",
                lpm pipeline => 3,
                lpm representation => "UNSIGNED",
                lpm type => "LPM MULT",
                lpm widtha => 16,
                lpm widthb => 16,
                lpm widthp => 32
        PORT MAP (
                aclr => aclr,
                clken => clken,
                clock => clock,
                dataa => dataa,
                datab => datab,
                result => sub wire0
        );
END SYN:
-- CNX file retrieval info
-- -----
-- Retrieval info: PRIVATE: AutoSizeResult NUMERIC "0"
-- Retrieval info: PRIVATE: B isConstant NUMERIC "0"
-- Retrieval info: PRIVATE: ConstantB NUMERIC "0"
-- Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone V"
-- Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "3"
-- Retrieval info: PRIVATE: Latency NUMERIC "1"
-- Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
-- Retrieval info: PRIVATE: SignedMult NUMERIC "0"
-- Retrieval info: PRIVATE: USE MULT NUMERIC "1"
-- Retrieval info: PRIVATE: ValidConstant NUMERIC "0"
-- Retrieval info: PRIVATE: WidthA NUMERIC "16"
-- Retrieval info: PRIVATE: WidthB NUMERIC "16"
-- Retrieval info: PRIVATE: WidthP NUMERIC "32"
-- Retrieval info: PRIVATE: aclr NUMERIC "1"
-- Retrieval info: PRIVATE: clken NUMERIC "1"
-- Retrieval info: PRIVATE: new diagram STRING "1"
-- Retrieval info: PRIVATE: optimize NUMERIC "0"
-- Retrieval info: LIBRARY: lpm lpm.lpm components.all
-- Retrieval info: CONSTANT: LPM_HINT_STRING "MAXIMIZE_SPEED=5"
-- Retrieval info: CONSTANT: LPM PIPELINE NUMERIC "3"
-- Retrieval info: CONSTANT: LPM REPRESENTATION STRING "UNSIGNED"
```

```
-- Retrieval info: CONSTANT: LPM TYPE STRING "LPM MULT"
-- Retrieval info: CONSTANT: LPM WIDTHA NUMERIC "16"
-- Retrieval info: CONSTANT: LPM WIDTHB NUMERIC "16"
-- Retrieval info: CONSTANT: LPM WIDTHP NUMERIC "32"
-- Retrieval info: USED PORT: aclr 0 0 0 0 INPUT NODEFVAL "aclr"
-- Retrieval info: USED_PORT: clken 0 0 0 0 INPUT NODEFVAL "clken" -- Retrieval info: USED_PORT: clock 0 0 0 0 INPUT NODEFVAL "clock"
-- Retrieval info: USED PORT: dataa 0 0 16 0 INPUT NODEFVAL "dataa[15..0]"
-- Retrieval info: USED_PORT: datab 0 0 16 0 INPUT NODEFVAL "datab[15..0]"
-- Retrieval info: USED_PORT: result 0 0 32 0 OUTPUT NODEFVAL "result[31..0]"
-- Retrieval info: CONNECT: @aclr 0 0 0 aclr 0 0 0
-- Retrieval info: CONNECT: @clken 0 0 0 0 clken 0 0 0
-- Retrieval info: CONNECT: @clock 0 0 0 clock 0 0 0
-- Retrieval info: CONNECT: @dataa 0 0 16 0 dataa 0 0 16 0
-- Retrieval info: CONNECT: @datab 0 0 16 0 datab 0 0 16 0
-- Retrieval info: CONNECT: result 0 0 32 0 @result 0 0 32 0
-- Retrieval info: GEN FILE: TYPE NORMAL mult.vhd TRUE
-- Retrieval info: GEN FILE: TYPE NORMAL mult.inc FALSE
-- Retrieval info: GEN FILE: TYPE NORMAL mult.cmp TRUE
-- Retrieval info: GEN_FILE: TYPE_NORMAL mult.bsf FALSE
-- Retrieval info: GEN_FILE: TYPE_NORMAL mult_inst.vhd FALSE
-- Retrieval info: LIB FILE: lpm
```

# mult unit.vhd

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
ENTITY mult unit IS
       PORT( clk, reset, enable
                                                      : IN STD LOGIC;
                                                                        : IN STD LOGIC VECTOR(15
                       mult a, mult b
DOWNTO 0);
                       mult done
                                                                               : OUT STD LOGIC;
                       mult_result
                                                                               : OUT
STD LOGIC VECTOR(31 DOWNTO 0):= (others => '0'));
END ENTITY mult_unit;
ARCHITECTURE Behaviour of mult unit IS
COMPONENT mult
       PORT
                            : IN STD_LOGIC ;
               aclr
                             : IN STD LOGIC ;
               clken
                              : IN STD_LOGIC;
: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
               clock
               dataa
               datab : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
result : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
END COMPONENT;
SIGNAL done0, done1, done2 : STD LOGIC;
SIGNAL temp_res : STD_LOGIC_VECTOR(31 DOWNTO 0);
BEGIN
multiplier : mult
PORT MAP(aclr => reset, clken => enable, clock => clk,
               dataa => mult a, datab => mult b, result => temp res);
PROCESS(clk, reset, enable)
BEGIN
        IF(reset = '1')THEN
               done0 <= '0'; done1 <= '0'; done2 <= '0';
        ELSIF(rising_edge(clk))THEN
               IF (enable = '1') THEN
                                       done0 <= '1';
               --pipeline the done signal til multiplication is complete
               done1 <= done0;</pre>
               done2 <= done1;
       END IF;
END PROCESS;
mult result <= temp res;
mult_done <= done2;</pre>
END Behaviour;
```

# mult control.vhd

```
-- mult_control.vhd
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity mult control is
       port (
               avs s0 address : in std logic vector(3 downto 0) := (others => '0'); --
s0.address
                                                                      := '0';
                                 : in std logic
               avs s0 write
.write
               avs s0 writedata: in std logic vector(31 downto 0) := (others => '0'); --
.writedata
               avs_s0_read
                                 : in std logic
                                                                      := '0';
.read
               avs s0 readdata : out std logic vector(31 downto 0);
.readdata
                                                                      := '0';
               clk
                                 : in std logic
clock.clk
                                 : in std logic
                                                                      := '0';
               reset
reset.reset
               mult start
                                 : out std logic vector(31 downto 0);
.m_start
                                 : out std logic vector(31 downto 0);
               mult reset
.m reset
               mult done
                                : in std logic vector(31 downto 0) := (others => '0') --
.m done
end entity mult control;
architecture rtl of mult control is
       SIGNAL start, reset2 : STD logic vector(31 DOWNTO 0);
begin
               PROCESS(clk, reset, avs_s0_address, avs_s0_write, avs_s0_writedata, avs_s0_read)
       BEGIN
               IF(reset = '1')THEN
                       start <= (OTHERS => '0');
                       reset2 <= (OTHERS => '0');
               ELSIF(rising edge(clk))THEN
                       IF(avs_s0_write = '1')THEN
                               CASE avs s0 address IS
                                      WHEN "0000" =>
                                              start <= avs s0 writedata;
                                      WHEN "0001" =>
                                             reset2 <= avs s0 writedata;
                                      WHEN OTHERS =>
                              END CASE;
                       ELSIF(avs s0 read = '1')THEN
                               reset2 <= (OTHERS => '0');
                              CASE avs_s0_address IS WHEN "0000" =>
                                              avs s0 readdata <= start;</pre>
                                      WHEN "0001" =>
                                              avs s0 readdata <= reset2;</pre>
                                      WHEN "0010" =>
                                              avs s0 readdata <= mult done;
                                      WHEN OTHERS =>
                              END CASE;
                       END IF;
               END IF;
       END PROCESS;
```

```
mult_start <= start;
mult_reset <= reset2;
end architecture rtl; -- of mult_input
```

# mult data.vhd

```
-- mult_data.vhd
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric std.all;
entity mult data is
       port (
              avs s0 address : in std logic vector(3 downto 0) := (others => '0'); --
s0.address
              avs s0 read
                             : in std logic
                                                                   := '0';
.read
              avs s0 write : in std logic
                                                                   := '0';
.write
              avs s0 readdata : out std logic vector(31 downto 0);
readdata
              avs s0 writedata : in std logic vector(31 downto 0) := (others => '0'); --
s0.address
              clk
                              : in std logic
                                                                   := '0';
clock.clk
                             : in std logic
                                                                   := '0';
              reset
reset.reset
              mult in1
                             : out std logic vector(31 downto 0);
mult input.m in1
              mult in2
                              : out std logic vector(31 downto 0);
mult input.m in2
                             : in std logic vector(31 downto 0) := (others => '0') --
              mult result
mult_output.m_result
       );
end entity mult_data;
architecture rtl of mult data is
       SIGNAL in1, in2 : STD logic vector(31 DOWNTO 0);
begin
       PROCESS(clk, reset, avs s0 read, avs s0 write, avs s0 address, avs s0 writedata)
               IF(reset = '1')THEN
                      avs_s0_readdata <= (OTHERS => '0');
                      in1 <= (OTHERS => '0');
                      in2 <= (OTHERS => '0');
              ELSIF(rising edge(clk))THEN
                      IF(avs_s0_read = '1')THEN
                              CASE avs s0_address IS
                                     WHEN "0000" =>
                                            avs s0 readdata <= mult result;</pre>
                                     WHEN "0001" =>
                                     avs_s0_readdata <= in1;
WHEN "0010" =>
                                            avs s0 readdata <= in2;
                                     WHEN OTHERS =>
                                            avs s0 readdata <= (OTHERS => '0');
                             END CASE:
                      ELSIF(avs s0 write = '1')THEN
                             CASE avs s0 address IS
                                     WHEN "0000" =>
                                             in1 <= "00000000000000000" & avs s0 writedata(15
DOWNTO 0);
                                             in2 <= "00000000000000000" & avs_s0_writedata(15
DOWNTO 0);
                                     WHEN OTHERS =>
                                     END CASE;
                      END iF;
              END IF;
       END PROCESS;
```

```
mult_in1 <= in1;
mult_in2 <= in2;</pre>
```

end architecture rtl; -- of mult\_output