



**Department of Electrical,
Computer, & Biomedical Engineering**
Faculty of Engineering & Architectural Science

Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	

Instructor:	
--------------------	--

<i>Assignment/Lab Number:</i>	
<i>Assignment/Lab Title:</i>	

<i>Submission Date:</i>	
<i>Due Date:</i>	

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*

*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>

Lab 1: Post-Lab Report

The only deviations from the prelab are the non-ideal I_{ds} - V_{gs} curves for both the NMOS and PMOS devices. They do not show a constant current value when operating in the saturation region.

1. The schematic of your NMOS and PMOS circuits.

DWG NO.500822828

SH

REV

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED
------	-----	-------------	------	----------

The schematic shows an NMOS transistor circuit. The gate is connected to a DC voltage source V0 (vdc=v0). The source is connected to ground. The drain is connected to a DC voltage source V2 (vdc=v0) through a resistor labeled 'nch' with parameters i:180.000n and w=1u. A green arrow indicates the signal path from the gate to the drain. The output is taken from the drain terminal.

UPDATED
Oct 7 20:03:39 2021

DRAWN

CHECKED

CHECKED

ISSUED

Toni Pano

Lab 1

NMOS Schematic

DWG NO.500822828

REV


SIZE
A

CAGE NO.

SCALE


SHEET
OF

2. The family of I-V characteristic waveforms for both NMOS and PMOS devices.




Sep 14, 2021

I-V Characteristics for NMOS Transistor: DC Parametric Analysis




Sep 14, 2021

I-V Characteristics of NMOS: Transient Parametric Analysis - Vds Only




Sep 14, 2021

I-V Characteristics for NMOS transistor: Transient Parametric Analysis - Vds and Vgs




Sep 21, 2021

I-V Characteristics for PMOS transistor: DC Analysis with single Gate Voltage




Sep 21, 2021

I-V Characteristics for PMOS transistor: DC Analysis with multiple Gate Voltages




Sep 21, 2021

I-V Characteristics for PMOS transistor: Transient Analysis with single Gate Voltage




Sep 21, 2021

I-V Characteristics for PMOS transistor: Transient Analysis with multiple Gate Voltages




3. The I_{ds} - V_{gs} curve used to obtain the subthreshold slope for both NMOS and PMOS devices.




Sep 21, 2021

I-V Characteristics for PMOS transistor: DC Analysis with single Drain Voltage



4. The V_{th} - V_{gs} curve used to analyse the body effect for both NMOS and PMOS devices.




User: ipano

Date: Oct 7, 2021 7:22:39 PM EDT

Graph Window 10

Oct 7, 2021

Body Effect of PMOS transistor: DC Analysis




5. The layout and extended views of your NMOS transistor.

USER: tpano
DATE: Thu Oct 7 20:15:28 2021
PLOT SIZE: 8.50 x 9.24 Inches
Magnification: 53733.20X
Library: lab1
Cell: nmos
View: layout
Plot Area: ((-2.35 -1.957) (2.02 2.061))



text drawing



metal1 drawing



pplus drawing




nplus drawing




contact drawing
















active drawing




poly1 drawing




USER: tpano
DATE: Thu Oct 7 02:31:04 2021
PLOT SIZE: 6.74 x 10.98 Inches
Magnification: 27389.47X
Library: lab1
Cell: nmos
View: extracted
Plot Area: ((-1.03 -4.11) (9.17 12.14))

 metal1 drawing	 device label	 poly1 drawing	 pin drawing	 device drawing	 text drawing	 instance label
 instance drawing	 pplus net	 nplus net	 poly1 net	 metal1 net	 contact net	



6. The family of I-V characteristic waveforms of the schematic and extracted NMOS transistor.

Oct 6, 2021 I-V Characteristics for NMOS transistor (schematic)



Oct 6, 2021 I-V Characteristics for NMOS transistor (extracted)

