Course Title:	
Course Number:	
Semester/Year (e.g.F2016)	
Instructor:	
Assignment/Lab Number:	
Assignment/Lab Title:	
Submission Date:	
Due Date:	


Student LAST Name	Student FIRST Name	Student Number	Section	Signature*


<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>


## Lab 1: Post-Lab Report

The only deviations from the prelab are the non-ideal Ids-Vgs corves for both the NMOS and PMOS devices. They do not show a constant current value when operating in the saturation region.


1. The schematic of your NMOS and PMOS circuits.








Graph Window 57




lab1 nmos schematic : Sep 14 20:13:16 2021 67

I-V Characteristics of NMOS: Transient Parametric Analysis - Vds Only Sep 14, 2021




I-V Characteristics for NMOS transistor: Transient Parametric Analysis - Vds and Vgs




Sep 21, 2021

Graph Window 31

I-V Characteristics for PMOS transistor: DC Analysis with single Gate Voltage



Graph Window 33



lab1 pmos schematic : Sep 21 13:14:58 2021 29

I-V Characteristics for PMOS transistor: Transient Analysis with single Gate Voltage

vgs0="-1";I-V Characteristics of PMOS

-10-

-20-

(8–3) (A) sbl

-40-

-20-

-.25

-.75

-1.0 Vds (V) ()

-1.25


-1.75


-2.0 -09-

Vgs = -1.0 V

Sep 21, 2021

I-V Characteristics for PMOS transistor: Transient Analysis with multiple Gate Voltages






Graph Window 79


Date: Sep 14, 2021 11:48:28 PM EDT User: tpano

-

Sep 21, 2021

I-V Characteristics for PMOS transistor: DC Analysis with single Drain Voltage






Oct 7, 2021

Graph Window 10 User: tpano Date: Oct 7, 2021 7:22:39 PM EDT

Body Effect of PMOS transistor: DC Analysis



5. The layout and extended views of your NMOS transistor.

USER: tpano

DATE: Thu Oct 720:15:282021 PLOT SIZE: 8.50 x 9.24 Inches Magnification: 53733.20X

Library: lab1 Cell: nmos View: layout

Plot Area: ((-2.35 -1.957)(2.022.061))




















USER: tpano
DATE: Thu Oct 7 Ø2:31:Ø4 2 Ø21
PLOT SIZE: 6.74 x 1 Ø.98 Inches
Magnification: 27389.47 X
Library: lab1
Cell: nmos
View: extracted
Plot Area: ((-1.Ø3-4.11)(9.1712.14))

metal drawing device label poly1drawing pin drawing device drawing instance label
instance drawing pplus net nplus net poly1net metal net contact net





User: tpano