



**Department of Electrical,  
Computer, & Biomedical Engineering**  
Faculty of Engineering & Architectural Science

<b>Course Title:</b>	
<b>Course Number:</b>	
<b>Semester/Year (e.g.F2016)</b>	

<b>Instructor:</b>	
--------------------	--

<i>Assignment/Lab Number:</i>	
<i>Assignment/Lab Title:</i>	

<i>Submission Date:</i>	
<i>Due Date:</i>	


<b>Student LAST Name</b>	<b>Student FIRST Name</b>	<b>Student Number</b>	<b>Section</b>	<b>Signature*</b>

\*By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <http://www.ryerson.ca/senate/current/pol60.pdf>


Toni Pano #500822828 ELE 734 Section 7  
Lab 1 Prelab

NMOS  $I_{ds}$ - $V_{ds}$  Curve

2.



PMOS  $I_{ds}$ - $V_{ds}$  Curve



3.  $V_t = V_{t0} + \underbrace{\gamma(\sqrt{\phi_s + V_{sb}} - \sqrt{\phi_s})}_{\text{body effect}} + \underbrace{\eta V_{ds}}_{\text{drain induced barrier lowering (DIBL)}}$

$\gamma = \frac{t_{ox}}{\epsilon_{ox}} \sqrt{2q\epsilon_{si}N_A}$ ,  $\phi_s = 2V_T \ln\left(\frac{N_A}{n_i}\right)$

The nominal threshold voltage,  $V_t$ , will increase as  $V_{sb}$  increases, and will decrease as  $V_{sb}$  decreases.



4. Channel-length modulation (CLM) occurs when changes in  $V_{ds}$  affect the length of the channel between the drain and the source. In triode and saturation mode, the drain and base form a diode in reverse bias mode. The diode's depletion region increases when  $V_{ds}$  increases, which decreases the channel length.

The drain current equation is modified by including the Early Voltage as a term ( $V_A$ ).

$$I_{ds} = \frac{\beta}{2} V_{GT}^2 \left(1 + \frac{V_{ds}}{V_A}\right)$$

The effects of CLM are more important in short-channel devices than they are for long-channel devices.

5. Subthreshold conduction is current flow between the drain and source of a MOS transistor when it is in cutoff mode (i.e. off,  $V_{gs} < V_{tn}$  for NMOS and  $V_{gs} > V_{tp}$  for PMOS)

The expression for drain current when the transistor operates in the subthreshold region is:

$$I_{ds} = I_{off} \cdot 10^{\left( \frac{V_{gs} + \eta(V_{ds} - V_{dd}) - K_F V_{sb}}{S} \right)} \cdot \left(1 - e^{-\left(\frac{V_{ds}}{V_T}\right)}\right)$$

current when  $V_{gs} = 0V$  and  $V_{ds} = V_{DD}$

$$S = \text{subthreshold slope} = \left[ \frac{d(\log_{10} I_{ds})}{dV_{gs}} \right]^{-1} = nV_T \ln(10)$$

↑  
amount  $V_{gs}$  must drop to reduce  $I_{ds}$  by factor of 10

6.

