

Tolteca Project Documentation

March 10, 2021



Centro de Investigación y de Estudios Avanzados

del Instituto Politécnico Nacional

Unidad Unidad Guadalajara

Author: Emilio Tonix

Tech Lead: Dr. Fernando Peña Campos

Manager: Dr. Ramón Parra Michel

Contents

Introduction	3
Nuand / bladeRF	3
Hands on client	3
Sections brief	4
1. Nuand Original Aplication	4
2. Go to host folder	4
3. Build Code	5
4. Install	5
5. Download Bitstream	6
6. Clone custom Repo	7
7. Build Custom	7
8. Run custom	7
1. OPEN DEVICE	7
2. RX AND TX Threads init	7
3. Frequency: 70Mhz - 5Ghz	8
4. Sample Rate 520,834 Khz - 61.440Mhz	8
5. Bandwidth 200Khz -- 56Mhz	9
6. RX AGC MODE OFF	9
7. RX GAIN VALUES	9
8. Read/Write data	9
FPGA_FW	10
Parser	10
Framework Installation	12
General Overview	12
Quartus installation	12
RISCV GCC	13
OpenOCD	13
Vscode Extensions	14
Hands on using FPGA firmware	14
Clone the repo	14
framework.sh	14
Download bitstream	14
Compile Code	15
Open ocd	15
Debug	16
Firmware structure	17

Introduction

This document provides information about feature development of ad9361. Starting from NuandRF project to a custom product. The idea is to provide firmware and integration tools for deployment in the transceiver applications. We provide a code package made of 3 main modules. Host **BladeRF**, **FPGA_FW** and **GUI**. Note: For bladeRF, you may need legacy APP first in order to use custom project.

Nuand Legacy App, BladeRF2
<https://github.com/Nuand/bladeRF>

Our custom Project
<https://github.com/Tonix22/NuandRFProyect>

Nuand / bladeRF

It is a C/C++ legacy package taken from Nuand bladeRF V.2, it is an open source platform based on easy to use software. It provide access to ad9361 radio Frequency Transceiver directly from CPU applications, this chip offers frequency range from 47 MHz to 6 GHz, and 61.44 MHz sampling rate. Through libbladeRF the bladeRF 2.0 micro is compatible with GNURadio, GQRX, SDR-Radio, SoapySDR, and more on Windows, Linux and macOS. In general we could say bladeRF is non custom software and hardware to access ad9361, but give you such potential of the device, in a project easy work.

Hands on client

The client is known as the console application to access and modify registers of Nuand, through the General architecture shown in Figure 1. Client is connect by an usb port, and then communications flow through the cypress FX3, CYCLON V and finally to the ad9361. You could have both options to work with the Blade RF setup: **Legacy and Custom**. The legacy package comes from [Nuand](#) which it is company that design SDR solutions.




Figure 1: General Architecture of Host BladeRF2

Sections brief




Figure 2: Brief of the following sections

1. Nuand Original Application

This one is heavier than custom, but it is more complete. And provides you a complete command line interface to interact with the Nuand.

Repository link: <https://github.com/Nuand/bladeRF>

Clone the repository :

```
1 $ git clone https://github.com/Nuand/bladeRF.git
```

2. Go to host folder

```
1 $ cd host
```




Figure 3: Host folder

3. Build Code

Firstly go to the host path, and then run a cmake building. NOTE: that you must have **cmake** and **libusb**, installed.

```
1 $ mkdir -p build
2 $ cd build
3 $ cmake [options] ../
4 $ make
```

Install the bladerf framework into the system, this one will help you to download the bitstream into to the Nuand.

```
1 $ sudo make install
2 $ sudo ldconfig
```

4. Install

Test that the bladerfcli has been installed correctly

```
1 $ cd ../
2 $ bladeRF-cli --version
```

This will show your cli version, if it was installed correctly. Which actually is the repo git commit or branch.

Fore more info, there is a wiki to show how to use the CLI.

<https://github.com/Nuand/bladeRF/wiki/bladeRF-CLI-Tips-and-Tricks#receiving-samples>

5. Download Bitstream

For Custom and Nuand code, the bistream is the same, they share the same internal logic.

Go to : https://www.nuand.com/fpga_images/

The latest FPGA bitstreams are referenced via:

- [hostedxA4-latest.rbf](#)
- [hostedxA9-latest.rbf](#)
- [hostedx40-latest.rbf](#)
- [hostedx115-latest.rbf](#)

The current bladeRF-wiphy bitstream is available at:

- [wlanx9-latest.rbf](#)

The current ADS-B decoder FPGA bitstreams are available via:

- [adsbx4.rbf](#)
- [adsbx9.rbf](#)
- [adsbx40.rbf](#)
- [adsbx115.rbf](#)

Figure 4: Download A4 in the given link

For this project download A4 image

Once downloaded, copy the bitstream path and, run the `./bladeRF-cli` command as follows.

```
1 $ bladeRF-cli -d "libusb: instance=0" -l /path/to/fpga.rbf -i
```

Here is an example of what you can do with nuand client terminal

```
root@9dbbd291b98:/home# ls
A4.rbf NuandRFProject bladeRF raw.csv
root@9dbbd291b98:/home# bladeRF-cli -i
bladeRF> set frequency 1.5G

For best results, it is not recommended to set both RX and TX to the
same frequency. Instead, consider offsetting them by at least 1 MHz
and mixing digitally.

For the above reason, 'set frequency <value>' is deprecated and
scheduled for removal in future bladeRF-cli versions.

Please use 'set frequency rx' and 'set frequency tx' to configure
channels individually.

RX1 Frequency: 1499999998 Hz (Range: [70000000, 600000000])
RX2 Frequency: 1499999998 Hz (Range: [70000000, 600000000])
TX1 Frequency: 1499999998 Hz (Range: [47000000, 600000000])
TX2 Frequency: 1499999998 Hz (Range: [47000000, 600000000])

bladeRF> set samplerate 1.5M
```

Figure 5: Terminal Example part1

```
bladeRF> set bandwidth 1.5M

RX1 Bandwidth: 1500000 Hz (Range: [200000, 5600000])
RX2 Bandwidth: 1500000 Hz (Range: [200000, 5600000])
TX1 Bandwidth: 1500000 Hz (Range: [200000, 5600000])
TX2 Bandwidth: 1500000 Hz (Range: [200000, 5600000])

bladeRF> tx config file=/home/raw.csv
bladeRF> tx config repeat=0 delay=1000
bladeRF> tx start
bladeRF> tx stop
```

Figure 6: Terminal Example part2

6. Clone custom Repo

Inside the repository there is a customised and reduced console application. Folder destination is:

```
1 $ git clone https://github.com/Tonix22/NuandRFProyect.git
```

7. Build Custom

There are the similar steps as building original, except that there is not need an instalation, and folder path changes.

```
1 $ cd /NuandRFProyect/Nuand_Blade_Base/host
2 $ mkdir -p build
3 $ cd build
4 $ cmake [options] ../
5 $ make
```

8. Run custom

```
1 $ cd host/build/output
2 $ ./bladerf-cli
```

NOTE:“./” is important to differ with Nuand blade-cli previously installed, this one is locally builded.

This is a code example to modify, basic parameters for software defined radio in a raw API fashion. So there will be shown almost all functions with ad9361 prefix

Code main sections are in :

NuandRFProyect/Nuand_Blade_Base/host/utilities/bladeRF-cli/src/main.c

1. OPEN DEVICE

Opens usb port to stablsh communication with fx3

```
1 bladerf_open(&state->dev, rc.device);
```

2. RX AND TX Threads init

```
1 cli_start_tasks(state);
```

3. Frequency: 70Mhz - 5Ghz

```
1 bladerf_frequency frequency = FREQ; // 150MHZ
2 /* Set up band selection */
3 CHECK_STATUS(board_data->rfic->select_band(state->dev, BLADERF_CHANNEL_TX(0), frequency));
4
5 ad9361_set_tx_lo_freq(phy, frequency);
6 ad9361_set_rx_lo_freq(phy, FREQ); //950MHZ
7 board_data->rfic->set_gain(state->dev, BLADERF_CHANNEL_TX(0), 60);
```

4. Sample Rate 520,834 Khz - 61.440Mhz

To modify the sample rate, there must be verified the interpolation and decimation

```
1 bladerf_sample_rate current;
2 bladerf_rfic_rx_fir rx_fir;
3 bladerf_rfic_tx_fir tx_fir;
4 bladerf_sample_rate rate = SAMPLE_RATE; // 10Mhz
5 /*Range for interpolation required*/
6 int max_range = 2083334; //2MHZ
7 int min_range = 520834; // 520KHz
8 bool old_rate, new_rate;
9
10 old_rate = (current >= min_range) && ( current <= max_range);
11 new_rate = (rate >= min_range) && ( rate <= max_range);
12
13 /*** Get current filter status */
14 if(old_rate || new_rate){
15     rx_fir = board_data->rx_fir;
16     tx_fir = board_data->tx_fir;
17 }
18 if(new_rate) // check if rfic needs configuration
19 {
20     if (rx_fir!= BLADERF_RFIC_RX_FIR_DEC4 ||
21         tx_fir!=BLADERF_RFIC_TX_FIR_INT4){
22         //fpga_common/src/ad936x_params.c:604
23         ad9361_set_rx_fir_config(phy,bladerf2_rfic_rx_fir_config_dec4);
24         ad9361_set_rx_fir_en_dis(phy, 1); //1 = enable
25         ad9361_set_tx_fir_config(phy,bladerf2_rfic_tx_fir_config_int4);
26         ad9361_set_tx_fir_en_dis(phy,1); // 1 = enable
27     }
28 }
29 ad9361_set_tx_sampling_freq(phy, rate);
30 ad9361_set_rx_sampling_freq(phy, rate);
```


5. Bandwidth 200Khz -- 56Mhz

```
1 ad9361_set_tx_rf_bandwidth(phy,BANDWIDTH_RX);
2 ad9361_set_rx_rf_bandwidth(phy,BANDWIDTH_TX);
```

6. RX AGC MODE OFF

```
1 enum rf_gain_ctrl_mode gc_mode;
2 gc_mode = RF_GAIN_MGC; // MANUAL GAIN CONTROL
3 ad9361_set_rx_gain_control_mode(phy, 0, RF_GAIN_MGC); // RX channel 0
4 ad9361_set_rx_gain_control_mode(phy, 1, RF_GAIN_MGC); // RX channel 1
```

7. RX GAIN VALUES

```
1 int val;
2 int gain = 10;
3 float offset = -17.0f; // depends on frequency bladerf2_rx_gain_ranges, bladerf2_common.h
4 struct bladerf_range const *range = NULL;
5 gain = gain - offset;
6 state->dev->board->get_gain_stage_range(state->dev, 0, "full", &range);
7 val = __scale_int(range, gain);
8 ad9361_set_rx_rf_gain(phy, 0, val);
9 ad9361_set_rx_rf_gain(phy, 1, val);
```

8. Read/Write data

First you shall setup path to the .csv file, which it will be used to read data or write data.

```
1 //tx state
2 rxtx_set_file_path(state->tx, "/home/tx.csv");
3 rxtx_set_file_format(state->tx, RXTX_FMT_CSV_SC16Q11);
4 // rx state
5 rxtx_set_file_path(state->rx, "/home/rx.csv");
6 rxtx_set_file_format(state->rx, RXTX_FMT_CSV_SC16Q11);
```

Secondly, select delay and repeat, repeat = 0, means infinit loop.

```
1 struct tx_params *tx_params = state->tx->params;
2 tx_params->repeat = 0; //Example: tx_params->repeat_delay = 1000;
```

Finally setup if you want to start RX or TX. NOTE: Select one at each time

```
1 // start tx
2 tx_cmd_start(state);
3 //start rx
4 rx_cmd_start(state);
```

Sleep the main tread the time you want to sample, and then stop the transmission.

```
1 usleep(1000*2000); // sample 2 seconds
2 rxtx_cmd_stop(state,state->rx); // stop transmission
```

FPGA_FW

As we seen before Nuand has its own product to comunicate with ad9361 transreciever, however this platform is not completely flexible, and has some limitations, some of them are that we need a CPU host to exectue certain orders into the radio. What we are looking for is a custom project mounted inside a softcore in the FPGA. Intead of a host relationship, we will use a internal softcore agreement.

The softcore has two internal memories for input and output data respectively, this ones are drive by an extneral middle-ware. Then read data is parsed and send to an internal ad9361 driver, which process the query or setter, and is sent to the transreciever by SPI.

Middleware is not seen by user, intead user has a GUI where parameters such as frquency, sampling rate and other ones, are changed.




Figure 7: Block diagram of Custom FPGA FW

Parser

Analog Devices follow a convention to name its APIs. Which actually becomes useful to sort sets of functions.

The pattern followed by the company is shown as next. **<device>_<set/get>_<tx/rx>_<action>**

As consequence we could use those keys words for naming functions and think the as mnemonics.

For example , for ad9361 we could see the following examples:

ad9361_set_tx_lo_freq

ad9361_get_tx_sampling_freq

ad9361_set_tx_rf_bandwidth

Given this sort of combinations and knowing the set of <action>, we could draw a Graph that present all possible paths to generate a valid API call.




Figure 8: Mnemonics Tree

For each level of the tree there are N possible nodes which represent the possible paths. Over the API we assume that we are using ad9361 device so we omit the possibility of another device. Given the nodes in each level we fit them in a binary representation, since N elements can be represented in binary set of M bits.

3bit	3bit	6 bit	2bit	2 bits
None uint8_t uint32_t int32_t uint64_t struct RXFIRConfig TXFIRConfig	None uint8_t uint32_t int32_t uint64_t struct RXFIRConfig TXFIRConfig	ID	other tx rx trx	init do set get

Table 1: Mnemonics tree in a 16 bit

The APIs set is given by 64 functions, however some names are repeated and defer only in the setter or getter. Doing analysis in the graph above and in the opcode we can reduce up to 30 possible ID's calls,. For example

```

1 int32_t ad9361_set_rx_rf_bandwidth(struct ad9361_rf_phy *phy,uint32_t bandwidth_hz);
2 int32_t ad9361_get_rx_rf_bandwidth(struct ad9361_rf_phy *phy,uint32_t *bandwidth_hz);

```

Following the given rules, it was made a CPP code to take all possible functions and parse them automatically. Then this functions are saved in an independent csv file, where we can visualize them and verify data. The ad9361 functions list is taken from :

[Original Header](#)

[Ad9361 functions list](#)

[Parser Generator](#)

Framework Installation

General Overview

Required packages and their goals

- [Quartus Prime Programmer Version 20.1.1](#) (linux)
 - Download bistream
- RISCv GCC
 - Compiler of softcore
- [openocd 0.10.0+dev-g1e85cf0-dirty](#)
 - Debugger interconnect

Quartus installation

You must be registered in the web page to [download](#) software.




Figure 9: Quartus download

Once you download the package, decompress into a folder, and run the `./setup.sh`

There are not required other devices different from Cyclone V, and neither multisim. Just install quartus app to download bitstreams with the usb blaster.

RISCV GCC

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. It is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open-source operating systems are available and the instruction set is supported in several popular software toolchains. Internal FPGA firmware is build in this architecture, that means softcore works with this open architecture.

To install firmware compiler, download and run the following comands.

```
1 $ sudo apt-get install wget
2 $ wget https://static.dev.sifive.com/dev-tools/riscv64-unknown-elf-gcc-20171231-x86_64-linux-centos6.tar.gz
3 $ tar -xvzf riscv64-unknown-elf-gcc-20171231-x86_64-linux-centos6.tar.gz
4 $ sudo mv riscv64-unknown-elf-gcc-20171231-x86_64-linux-centos6 /opt/riscv64-unknown-elf-gcc-20171231-x86_64-
  linux-centos6
5 $ sudo mv /opt/riscv64-unknown-elf-gcc-20171231-x86_64-linux-centos6 /opt/riscv
6 $ echo 'export PATH=/opt/riscv/bin:$PATH' >> ~/.bashrc
```

OpenOCD

OpenOCD is a tool for softcore debugging.

1. Install dependencies

```
(a) $ sudo apt-get install libtool automake libusb-1.0.0-dev texinfo libusb-dev libyaml-dev pkg-config
```

2. Build provide the interface to debug the softcore firmware. Folder in repository has the required version.

```
(a) $ cd NuandRFProyect/FPGA_FW/openOCD
2 $ ./bootstrap
3 $ ./configure --enable-ftdi --enable-dummy
4 $ make
5 $ sudo make install
```

(b) Build could fail on earlier versions of ubuntu. Higher than 18.04.

- i. If build fails intall a gcc version lower than 8.
- ii. To manage multiple gcc versions go to this [link](#)
- iii. Open makefile and search -Werror flag and delete it.

Vscode Extensions

1. You may have installed Visual Studio Code for this step, and also it could be optional to run the code. If you don't use Vscode you could use other IDE or simply use gdb. How to use the gdb is not described in this document.
2. Open the extensions section in vscode, and search in market place "Native Debug" . This will provide your gdb connection.




Figure 10: Native debug

Hands on using FPGA firmware

Clone the repo

Our custom Project

Check that you have already installed the repository. It is the same used on host section.

<https://github.com/Tonix22/NuandRFProyect>

```
1 $cd NuandRFProyect/FPGA_FW
```

framework.sh

There was written an script in order to deal with multiple comands and setup. Read the file first and check that the variable paths are setup correctly. If not so, then search for the current file paths and update the script.

Download bitstream

First ensure that board is power by an exteneral source of 5V, and JTAG port is connected correctly.

```
1 $./framework.sh -bitstream
```

Known Issues, USB blaster, Linux

Permissions problems on JTAG port <https://rocketboards.org/foswiki/Documentation/UsingUSBBlasterUnderLinux>

Compile Code

You could go to `dupinSoC/fw/<project_folder>`, and then use simple **make** comand to compile and **make clean** to clear compiled cache. In the other hand you could use the framework script `.sh`. In some cases script will be more comfortable.

Note: Folder's names are in `dupinSoC/fw/`




Figure 11: Projects example in `dupinSoC/fw/`

Compile

```
1 $./framework.sh -all <project_folder_name>
2 For example
3 $./framework.sh -all ad9361_project
```

Clean

```
1 $./framework.sh -clean <project_folder_name>
2 For example
3 $./framework.sh -clean ad9361_project
```

Open ocd

Ocd is an interface to debug the board using gdb, check that the debug port is connected, and then open debug sesion.

```
1 $./framework.sh -ocd
```

Debug

Once ocd is open , go to the debug tab in vscode, ensure you are on the FPGA_FW folder. Click on run -> add configuration.




Figure 12: Add config

Vscode will open a `.vscode/task.json` file which will be configure as the image below. Check that the elf path and riscv-gdb match with yours.

```
{
  // Use IntelliSense to learn about possible attributes.
  // Hover to view descriptions of existing attributes.
  // For more information, visit: https://go.microsoft.com/fwlink/?linkid=829397
  "version": "0.2.0",
  "configurations": [
    {
      "name": "GDB",
      "type": "gdb",
      "request": "launch",
      "cwd": "${workspaceRoot}",
      "target": "${workspaceRoot}/blink/debug/blink.elf",
      "gdbpath": "/opt/riscv/bin/riscv64-unknown-elf-gdb",
      "autorun": [
        "target remote localhost:3333",
        "set remotetimeout 60",
        "set arch riscv:rv32",
        "monitor reset halt",
        "load"
      ]
    }
  ]
}
```

Figure 13: `.vscode/task.json`

Go to the debug menu, and click the green triangle. Debug may start in a `.S` file, after some step over, it will go to the `main.c` file. A shortcut you can use, is to setup a breakpoint in the main, and just run the code until reach the breakpoint.


```

10 void delay()
11 {
12     for(uint32_t idx = 0; idx < 500000; idx++) asm volatile
13 }
14
15 void main() {
16     // Set GPIO LSB as outputs
17     GPIO->output_enable = 0x0000FFFF; // Edgardo Set
18     // Set initial value of GPIO
19     GPIO->output = 0x00000000;
20
21     while(1){
22         Digitalwrite(0xFF00);
23         delay();
24         Digitalwrite(0x00FF);
25         delay();
26
27         for(uint32_t j = 0; j <= 7; j++)
28         {
29             GPIO->output <<= 1;
30             delay();
31         }
32
33         for(uint32_t i = 0; i < 7; i++)

```

Figure 14: Debug working

Firmware structure

```

FPGA FW
├── config
├── dupinSoC
│   ├── fw
│   │   ├── ad9361 project
│   │   │   ├── src
│   │   │   │   ├── plataform generic
│   │   │   │   └── main.c
│   │   │   └── makefile
│   │   └── bsp
│   │       ├── libraries
│   │       │   └── driver
│   │       │       ├── gpio
│   │       │       ├── spi
│   │       │       ├── riscv
│   │       │       └── uart
│   └── hdl
├── openOCD
├── SoftFiles
└── framework.sh

```