Notes-06

BUS Arbitration

Informal: In a single-bus architecture, the bus is essentially a highway through which data travels between processors and memory modules. Since this is a shared entity, rules must be enforced to avoid chaos; we have to decide who will get control of the bus for data transfer. This is achieved by the BUS ARBITER.


Bus arbiter and Control Control INTERRUPT BUS EXCHANGE LINES I/O .. I/O Structure of a single-bus

Bus arbiter logic - allocates the bus in the case of several simultaneous bus requests.

ltiprocessa

Bus exchange lines - comprise typically one or more his request lines by means of which the processors or other temporary his masters can request his allocation.

According to the state of the bus regrest lines and the applied bus allocation policy, the arbiter grants one of the requestors via the grant lines.



Protocol of allocating the bus!
(i) Master; requests the bus by activating its dedicated bus request line.


(ii) If the bus busy line is passive that is, no other master is using the bus the arbiter immediately allocates the bus to the requestor by activating the grant, line. The requestor deactivates its request line and activates the bus busy line, prohibiting the allocation of the bus for other requests. After completing the bus transaction, the requestor deactivates the bus busy line.

(iii) When the bus busy line is active, the arliter

does not accept any bus requests.


(iv) When several request lines are active by the time the bus busy line becomes passive, the arbiter can use any of the following bus allocation policies: fixed priority, rotating priority, round robin, least recently used, first come first served.

DAISY-CHAINED BUS ARBITRATION



- · One of the most popular organizations of arbiter logics is daisy-chaining.
- · There is only one shared hus neguest line. All the masters use this line to indicate their need to access the shared bus.
- · The artiter passes the bus grant line to the first master and then it is passed from master to master, creating a chain of masters.
- · The priority of a master is determined by its position in the grant chain. The closer it is to the arbiter, the higher its priority.
- · A master can access the shared bus if the hus busy line is passive and its input grant line is active.
- . When the master does not require the bus and receives an active grant line, it activates its output grant line enabling the next master to use the bus.

DECENTRALIZED ROTATING ARBITER



- · Daisy-chained scheme lacks fairness.
- · Rotating arbiter eliminates this drawback.
- · Arbiter is allowed to grant its compled master unit if master has activated its bus request line, the bus busy line is passive, and the priority (i-1) input line is active.
- request line, artilor, activates its output priorly, time.
 - · Selecting the lowest priority unit!

 daisy-chained artiter -> the master farthest away.

 Protating artiler -> the master that releases the bus.