
## example\_module

An example module that contain all the register types that are currently supported by bust.

### 1 Register List

#	Name	Mode	Address	Type	Length	Reset
0	reg0	RW	0x00000000	SL	1	0x0
1	reg1	RW	0x00000004	SL	1	0x1
2	reg2	RO	80000000x0	SL	1	0x0
3	reg3	RW	0x000000C	SLV	8	0x3
4	reg4	RO	0x0000010	SLV	14	0x0
5	reg5	RW	0x0000014	DEFAULT	32	OxFFFFFFF
6	reg6	RO	0x0000018	DEFAULT	32	0x0
7	reg7	RW	0x000001C	FIELDS	21	0xAD7
8	reg8	RO	0x00000020	FIELDS	24	0x0
9	reg9	PULSE	0x00000024	SL	1	0x1
10	reg10	PULSE	0x00000028	SLV	4	OxA
11	reg11	PULSE	0x0000002C	FIELDS	16	0x3

### 2 Registers





Register 2.2: REG1 - RW (0x00000004) RW std\_logic register that resets to 0x1

1 0 1 Reset

#### RO std\_logic register 31 0 Reset Register 2.4: REG3 - RW (0x0000000C) RW std\_logic\_vector[7:0] register that resets to 0x331 8 0x3Reset Register 2.5: REG4 - RO (0x00000010) RO std\_logic\_vector[13:0] unused 14 31 13 0x0Reset Register 2.6: REG5 - RW (0x00000014) Default RW register that resets to 0xFFFFFFF 31 0xFFFFFFFFReset $\begin{array}{c} {\rm Register} \ 2.7 \hbox{: } {\rm REG6 - RO} \ (0 \hbox{x} 000000018) \\ {\rm Default} \ {\rm RO} \ {\rm register} \end{array}$ 31 0 0x0Reset $\begin{array}{c} {\rm Register~2.8:~REG7~-~RW~(0x0000001C)} \\ {\rm RW~register~that~have~multiple~fields} \end{array}$ Reldi Field? Steldo 31 21 20 6 5 0 0x2BReset field0 std\_logic that resets to 0x1 std\_logic\_vector[3:0] that resets to 0xb is not a valid reset value field1


Register 2.3: REG2 - RO (0x00000008)

field2

std\_logic that resets to 0x1

field3 std\_logic\_vector[14:0] that resets to 0x2b

# Register 2.9: REG8 - RO (0x00000020) RO register with multiple types of fields




field0 std\_logic field

field1 std\_logic\_vector[18:0] field


field2 std\_logic field

field3 std\_logic\_vector[2:0] field

Register 2.10: REG9 - PULSE FOR 4 CYCLES - (0x00000024) PULSE std\_logic register that resets to 0x1



Register 2.11: REG10 - PULSE for 1 cycles - (0x00000028) PULSE std\_logic\_vector[3:0] register that resets to 0xA



Register 2.12: REG11 - PULSE for 50 cycles - (0x0000002C) PULSE register with two fields



field0 std\_logic\_vector[14:0] field that resets to 0x3

field1 std\_logic field that resets to 0x0