

# example\_module\_rw

**Address width:** 32

**Data width:** 32

**Base address:** 0xFFAA0000


An example module that contain exclusively RW registers.

## 1 Register List


#	Name	Mode	Address	Type	Length	Reset
0	reg0	RW	0x00000000	SL	1	0x0
1	reg1	RW	0x00000004	SL	1	0x1
2	reg2	RW	0x0000000C	SLV	8	0x3
3	reg3	RW	0x00000014	DEFAULT	32	0xFFFFFFFF
4	reg4	RW	0x0000001C	FIELDS	21	0xAD7

## 2 Registers


Register 2.1: REG0 - RW (0x00000000)  
RW std\_logic register that resets to 0x0



Register 2.2: REG1 - RW (0x00000004)  
RW std\_logic register that resets to 0x1



Register 2.3: REG2 - RW (0x0000000C)  
RW std\_logic\_vector[7:0] register that resets to 0x3



Register 2.4: REG3 - RW (0x00000014)  
Default RW register that resets to 0xFFFFFFFF

31	0
0xFFFFFFFF	
Reset	

Register 2.5: REG4 - RW (0x0000001C)  
RW register that have multiple fields

unused		field3		field2	field1		field0
31	21	20	6	5	4	1	0
-		0x2B		0	0xB		1
							Reset

- field0** std\_logic that resets to 0x1
- field1** std\_logic\_vector[3:0] that resets to 0xb
- field2** std\_logic that resets to 0x0
- field3** std\_logic\_vector[14:0] that resets to 0x2b

### 3 Example VHDL Register Access

All registers are bundled in records based on their mode. E.g. all RW registers are accessed through the record *bustype\_rw\_regs*. Access is also dependent on the type of register. All register of type SL, SLV and DEFAULT are all directly accessed by just specifying the mode record signal. E.g. the RW register *reg0* can be assigned a value like this (assuming AXI-bus):

```
axi_rw_regs.reg0 <= (others => '0');
```

Registers of type FIELD cannot be directly accessed without specification of a certain field. This is because the registers are implemented as a record in VHDL (thus a record of records). E.g. if the RO register *reg1* contains the field *field3* it can be accessed like this (assuming AXI-bus):

```
axi_ro_regs.reg1.field3 <= (others => '0');
```