Lab 6 - Datapath for I, J, R type

CECS 341 - Computer Architecture Organization Student Antonio Ojeda SID 026076048 Student Bridget Naylor SID 025531413 Professor:Jose Aceves



California State University, Long Beach

College of Engineering 1250 Bellflower Blvd, Long Beach, CA 90840 Lab 2/12/2021

Lab 6-I-Type

CECS 341 Spring 2021

Goal/Objective:

Our goal is to modify our existing lab to make it able to execute jump instructions.

<u>Technical Description/Steps:(include screenshots</u> and description here)

To make the existing program execute jump instructions, we needed another mux and a shift left. We also needed to add a jump variable to our ALU to switch depending on the instruction.

```
wire planelsic,
wire jump;
wire [31:0] SignExtend;

//Output wires for mux
wire [4:0] RegDstMux;
wire [31:0] MemtoRegMux;
wire [31:0] ALUsrcMux;
wire [31:0] BranchSrcMux;
wire [31:0] JumpMux;

//Create logic for muxes
assign RegDstMux = (RegDst == 1) ? instructionMemOutputWire[15:11] : instructionMemOutputWire[20:16];
assign MemtoRegMux = (MemtoReg == 1) ? DataMemOut : ALUOutputWire;
assign ALUsrcMux = (ALUsrc == 1) ? SignExtend : rtRTOutputWire;
assign BranchSrcMux = (Branchsrc == 1) ? pcaOutputWire1 : pcaOutputWire;
assign JumpMux = (jump == 1) ? {pcaOutputWire[31:28], instructionMemOutputWire[25:0], 2'boo} : BranchSrcMux;
```

This image includes the addition of the jump wire, as well as the JumpMux wire and the assignment of JumpMux between the new jump address and the output of the branch mux. The new jump address is a concatenation of the bits [31:28] of the first PC adder output, bits [25:0] of the instruction, and 2 additional bits as a result of shifting left 2 times.

The last connection port of ctrl is connected to the jump wire.

```
PC pcr(.clock(clk),
    .Reset(reset),
    .Din(JumpMux),
    .PC_out(pcrOutputWire));
```

This PC register has an additional port where instead of the output of the branch mux going into it, the output of the jump mux contains the new instruction address.

```
6'h02: begin  //j
    ALUCtrl = 4'b0;
    RegWrite = 1'b0;
    RegDst = 1'b0;
    Branch = 2'b0;
    MemRead = 1'b0;
    MemWrite = 1'b0;
    MemtoReg = 1'b0;
    jump = 1'b1;
    end
```

This new jump control case outputs signals to no other output signals except for jump.

| 90 00 08 20 |
90 00 09 20 |
95 00 0A 34 |
90 00 0B 20 |
2A 60 0A 01 |
95 00 80 11 |
90 00 6C 8D |
20 48 2C 01 |
91 00 08 21 |
94 00 6B 21 |
94 00 00 08 |
90 00 68 AD |
90 00 6A AD |
90 00 6B AD |
90 00 6B AD |
90 00 6B AD |

This is the instruction memory file we translated from the MIPS instructions. It is set in the Little Endian format.

The following images are unchanged except for the relating to the jump modification.

Datapath:

```
module Datapath(
    input clk,
    input reset,
   output [31:0] Dout
   wire [31:0] pcaOutputWire;
    wire [31:0] pcaOutputWirel;
    wire [31:0] pcrOutputWire;
    wire [31:0] rfRSOutputWire;
    wire [31:0] rtRTOutputWire;
    wire [31:0] instructionMemOutputWire;
    wire controlRegRWriteOutputWire;
    wire [3:0] controlALUCntlOutputWire;
    wire [31:0] ALUOutputWire;
    wire [31:0] DataMemOut;
   wire N;
    wire 2;
    wire C;
    wire V;
    wire RegDst;
    wire MemWrite;
    wire MemRead;
    wire [1:0] Branch;
    wire MemtoReg;
   wire ALUsrc;
    wire Branchsrc;
    wire jump;
   wire [31:0] SignExtend;
   //Output wires for mux
    wire [4:0] RegDstMux;
   wire [31:0] MemtoRegMux;
    wire [31:0] ALUsrcMux;
    wire [31:0] BranchSrcMux;
   wire [31:0] JumpMux;
    //Create logic for muxes
   assign RegDstMux = (RegDst == 1) ? instructionMemOutputWire[15:11] : instructionMemOutputWire[20:16];
   assign MemtoRegMux = (MemtoReg == 1) ? DataMemOut : ALUOutputWire;
   assign ALUsrcMux = (ALUsrc == 1) ? SignExtend : rtRTOutputWire;
   assign BranchSrcMux = (Branchsrc == 1) ? pcaOutputWire1 : pcaOutputWire;
    assign JumpMux = (jump == 1) ? {pcaOutputWire[31:28], instructionMemOutputWire[25:0], 2'b00} : BranchSrcMux;
```

```
control ctrl(.Op(instructionMemOutputWire[31:26]),
              .Func(instructionMemOutputWire[5:0]),
              .RegWrite(controlRegRWriteOutputWire),
              .ALUCtrl(controlALUCntlOutputWire),
              .RegDst(RegDst),
              .Branch (Branch),
              .MemRead (MemRead),
              .MemWrite (MemWrite),
              .MemtoReg (MemtoReg) ,
              .ALUsrc (ALUsrc),
              .jump(jump));
Instruction_Memory im(.Addr(pcrOutputWire),
                       .Inst_out(instructionMemOutputWire));
regfile32 rf(.clk(clk),
              .reset(reset),
              .D_En(controlRegRWriteOutputWire),
              .D_Addr(RegDstMux),
              .S_Addr(instructionMemOutputWire[25:21]),
              .T_Addr(instructionMemOutputWire[20:16]),
              .D (MemtoRegMux),
              .S(rfRSOutputWire),
              .T(rtRTOutputWire));
PCADD pca(.Din(pcrOutputWire),
           .PCADD out(pcaOutputWire));
PCADD1 pcal(.PCADDIn(pcaOutputWire),
             .SignEx(SignExtend),
             .NextPC(pcaOutputWirel));
BranchSrc bsrc(.BranchIn(Branch),
                .Zero(Z),
                .BranchOut (Branchsrc));
PC pcr(.clock(clk),
        .Reset (reset),
        .Din(JumpMux),
        .PC_out(pcrOutputWire));
ALU alu(.A(rfRSOutputWire),
         .B(ALUsrcMux),
         .ALUctrl(controlALUCntlOutputWire),
         .ALUout (ALUOutputWire),
         .N(N), .C(C), .Z(Z), .V(V));
    DataMem dm(.clk(clk),
               .mem wr(MemWrite),
               .mem rd(MemRead),
               .addr(ALUOutputWire),
               .wr data(rtRTOutputWire),
               .rd data(DataMemOut));
    SignExtension se(.SignExtIn(instructionMemOutputWire[15:0]),
                      .SignExtOut(SignExtend));
    assign Dout = MemtoRegMux;
endmodule
```

Control:

```
module control(
   input [5:0] Op,
   input [5:0] Func,
   output reg RegWrite,
   output reg [3:0] ALUCtrl,
   output reg RegDst,
   output reg [1:0] Branch,
   output reg MemRead,
   output reg MemWrite,
   output reg MemtoReg,
   output reg ALUsrc,
   output reg jump
   );
   always@(*) begin
       if (Op == 6'b0) begin //Detects R-Type Instruction
           RegWrite = 1'bl; //Wrutes back to register file
           RegDst = 1'b1;
                              //Inst[15:11] as write back address
           Branch = 2'b00;
           MemRead = 1'b0;
           MemWrite = 1'b0;
           MemtoReg = 1'b0;
           ALUsrc = 1'b0;
           jump = 1'b0;
           case (Func)
               6'h20: ALUCtrl = 4'b1010; //Add signed
               6'h21: ALUCtrl = 4'b0010; //Add unsigned
               6'h22: ALUCtrl = 4'b1110; //Subtract signed
               6'h23: ALUCtrl = 4'b0110; //Subtract unsigned
               6'h24: ALUCtrl = 4'b00000; //AND
               6'h25: ALUCtrl = 4'b0001; //OR
               6'h26: ALUCtrl = 4'b0011; //XOR
               6'h27: ALUCtrl = 4'b1100; //NOR
               6'h2a: ALUCtrl = 4'bllll; //Set less than signed
                6'h2b: ALUCtrl = 4'b0100; //Set less than unsigned
           default: ALUCtrl = 4'bxxxx; //default to AND
           endcase
       end
```

```
else begin
    case (Op)
         6'h08: begin
                      //addi
                ALUCtrl = 4'b1010; //Add ALU content
                RegWrite = 1'b1;
                                    //Write back to register file
                RegDst = 1'b0;
                                   //Inst[20:16] write back address
                Branch = 2'b00;
                                    //No branch performed
                MemRead = 1'b0;
                                  //No read from data memory
                MemWrite = 1'b0; //No write to data memory
                MemtoReg = 1'b0;
                                  //Write back data comes from ALU
                ALUsrc = 1'b1;
                                   //Source B comes from SE immediate
                jump = 1'b0;
               end
         6'h09: begin
                      //addiu
                ALUCtrl = 4'b0010;
                RegWrite = 1'b1;
                RegDst = 1'b0;
                Branch = 2'b00;
                MemRead = 1'b0;
                MemWrite = 1'b0;
                MemtoReg = 1'b0;
                ALUsrc = 1'b1;
                jump = 1'b0;
               end
         6'h0c: begin //andi
                ALUCtrl = 4'b0000;
                RegWrite = 1'b1;
                RegDst = 1'b0;
                Branch = 2'b00;
                MemRead = 1'b0;
                MemWrite = 1'b0;
                MemtoReg = 1'b0;
                ALUsrc = 1'bl;
                jump = 1'b0;
               end
         6'h0d: begin
                       //or1
                ALUCtrl = 4'b0001;
                RedWrite = 1'bl:
                RegDst = 1'b0;
                Branch = 2'b00;
                MemRead = 1'b0;
                MemWrite = 1'b0;
                MemtoReg = 1'b0;
                ALUsrc = 1'b1;
                jump = 1'b0;
```

end

```
6'h23: begin //lw
       ALUCtrl = 4'b0010;
       RegWrite = 1'bl;
       RegDst = 1'b0;
       Branch = 2'b00;
       MemRead = 1'bl:
       MemWrite = 1'b0;
       MemtoReg = 1'b1;
       ALUsrc = 1'b1;
       jump = 1'b0;
      end
6'h2b: begin
             //sw
       ALUCtrl = 4'b0010;
       RegWrite = 1'b0;
       RegDst = 1'b0;
       Branch = 2'b00;
       MemRead = 1'b0;
       MemWrite = 1'bl;
       MemtoReg = 1'b0;
       ALUsrc = 1'b1;
       jump = 1'b0;
      end
6'h04: begin //beq
                             6'h0a: begin //slti
       ALUCtrl = 4'b0110;
                                    ALUCtrl = 4'bllll;
       RegWrite = 1'b0;
                                     RegWrite = 1'bl;
       RegDst = 1'b0;
                                     RegDst = 1'b0;
       Branch = 2'b01;
                                     Branch = 2'b00:
       MemRead = 1'b0;
                                     MemRead = 1'b0;
       MemWrite = 1'b0;
                                    MemWrite = 1'b0;
       MemtoReg = 1'b0;
                                    MemtoReg = 1'b0;
       ALUsrc = 1'b0;
                                     ALUsrc = 1'bl;
       jump = 1'b0;
                                     jump = 1'b0;
      end
                                    end
6'h05: begin //bnq
                           6'h0b: begin
                                          //sltiu
       ALUCtrl = 4'b0110;
                                     ALUCtrl = 4'b0100;
       RegWrite = 1'b0;
                                     RegWrite = 1'b1;
       RegDst = 1'b0:
                                     RegDst = 1'b0;
       Branch = 2'b10;
                                     Branch = 2'b00;
       MemRead = 1'b0;
                                    MemRead = 1'b0;
       MemWrite = 1'b0;
                                    MemWrite = 1'b0;
       MemtoReg = 1'b0;
                                   MemtoReg = 1'b0;
       ALUsrc = 1'b0;
                                    ALUsrc = 1'b1;
       jump = 1'b0;
                                    jump = 1'b0;
      end
                                    end
```

```
6'h02: begin //j
                       ALUCtrl = 4'b0;
                        RegWrite = 1'b0;
                        RegDst = 1'b0;
                        Branch = 2'b0;
                        MemRead = 1'b0;
                        MemWrite = 1'b0;
                        MemtoReg = 1'b0;
                        ALUsrc = 1'b0;
                        jump = 1'b1;
                default: begin
                                  //andi default
                            ALUCtrl = 4'b00000;
                            RegWrite = 1'bl;
                            RegDst = 1'b0;
                            Branch = 2'b00;
                            MemRead = 1'b0;
                            MemWrite = 1'b0;
                            MemtoReg = 1'b0;
                            ALUsrc = 1'b1;
                            jump = 1'b0;
                         end
                endcase
       end
    end
endmodule
```

Instruction Memory:

Register Files:

```
module regfile32(
    input clk,
    input reset,
    input D En,
    input [4:0] D Addr,
    input [4:0] S Addr,
    input [4:0] T Addr,
    input [31:0] D,
    output wire [31:0] S,
    output wire [31:0] T
    );
    //Instantiate 32 32-bit registers
    reg [31:0] regArray [0:31];
    //Assign S and T, specific contents of regArray
    assign S = regArray[S_Addr];
    assign T = regArray[T_Addr];
    //Write to regArray
    //regArray[0] inaccesible to overwriting
    always@(posedge clk, posedge reset) begin
        if (reset)
            regArray[0] <= 32'b0; else
        if (D En && D Addr)
            regArray[D_Addr] <= D;
    end
endmodule
First PC adder:
module PCADD(
   input [31:0] Din,
    output [31:0] PCADD out
    );
    assign PCADD out = Din + 3'bl00;
endmodule
Second PC adder:
module PCADD1(
    input [31:0] PCADDIn,
    input [31:0] SignEx,
    output [31:0] NextPC
    );
    wire [31:0] SignSL;
    assign SignSL = SignEx << 2;
    assign NextPC = SignSL + PCADDIn;
endmodule
```

Branch:

```
module BranchSrc(
   input [1:0] BranchIn,
   input Zero,
   output BranchOut
);
wire notz, and1, and2;
not
   n1(notz, Zero);

and
   a1(and1, BranchIn[0], Zero),
   a2(and2, BranchIn[1], notz);
or
   o1(BranchOut, and1, and2);
endmodule
```

PC Register:

```
module PC(
   input clock,
   input Reset,
   input [31:0] Din,
   output reg [31:0] PC_out
   );
   always@(posedge clock, posedge Reset) begin
      if(Reset)
            PC_out <= 32'b0;
      else
            PC_out <= Din;
   end
endmodule</pre>
```

ALU:

```
module ALU(
    input [31:0] A,
    input [31:0] B,
    input [3:0] ALUctrl,
    output reg [31:0] ALUout,
    output reg N,
    output reg C,
    output Z,
    output reg V
    );
    assign Z = (ALUout == 0) ? 1'b1 : 1'b0;
    reg signed [31:0] A s, B s;
    always@(*) begin
        A s = A; B s = B;
        case (ALUctrl)
            4'b00000: begin //AND
                        ALUout = A & B;
                        C = 1'bx;
                        V = 1'bx;
                        N = ALUout[31];
                    end
            4'b0001: begin //OR
                         ALUout = A | B;
                         C = 1'bx;
                         V = 1'bx;
                         N = ALUout[31];
                    end
            4'b0011: begin //XOR
                         ALUout = A ^ B;
                         C = 1'bx;
                         V = 1'bx;
                         N = ALUout[31];
                    end
            4'b0010: begin //Add Unsigned
                         \{C, ALUout\} = A + B;
                         V = C;
                         N = 0;
                    end
            4'b0110: begin //Subtract unsigned
                         \{C, ALUout\} = A - B;
                         V = C;
                         N = 0;
                   end
```

```
4'b1100: begin //NOR
            ALUout = \sim (A \mid B);
            C = 1'bx;
            V = 1'bx;
            N = ALUout[31];
       end
4'b0111: begin //NOT
            ALUout = ~A;
            C = 1'bx;
            V = 1'bx;
            N = ALUout[31];
       end
4'b1101: begin //SLL
           ALUout = A << 1;
            C = 1'bx;
            V = 1'bx;
            N = ALUout[31];
       end
4'b1010: begin //add signed
            \{C, ALUout\} = A + B;
            if ((A[31] & B[31] & ~ALUout[31]) || (~A[31] & ~B[31] & ALUout[31]))
                V = 1'b1;
            else
                V = 1'b0;
            N = ALUout[31];
       end
4'bll10: begin //subtract signed
            \{C, ALUout\} = A - B;
            if ((A[31] & ~B[31] & ~ALUout[31]) || (~A[31] & B[31] & ALUout[31]))
                V = 1'b1;
            else
                V = 1'b0;
            N = ALUout[31];
       end
 4'b0111: begin //SLL
            ALUout = A << 1;
            C = 1'bx;
            V = 1'bx;
            N = ALUout[31];
       end
```

```
4'blll1: begin //SLT signed
                       if ( A_s < B_s )
                            ALUout = 32'b1;
                       else
                            ALUout = 32'b0;
                       C = 1'bx;
                       V = 1'bx;
                       N = ALUout[31];
                  end
            4'b0100: begin //SLT unsigned
                       if ( A < B )
                          ALUout = 32'bl;
                       else
                          ALUout = 32'b0;
                       C = 1'bx;
                       V = 1'bx;
                       N = ALUout[31];
                  end
            default: begin
                       ALUout = 32'bx;
                       \{C, V, N\} = 3'bxxx;
                    end
        endcase
    end
endmodule
```

Data Memory:

```
module DataMem(
    input clk,
    input mem wr,
    input mem rd,
    input [31:0] addr,
    input [31:0] wr_data,
    output [31:0] rd data
    );
    reg [7:0] dmem [0:4095];
    // write
    always@(posedge clk) begin
        if (mem wr) begin
            dmem[addr[11:0] + 2'd3] <= wr_data[7:0];
            dmem[addr[11:0] + 2'd2] <= wr data[15:8];
            dmem[addr[11:0] + 2'd1] <= wr_data[23:16];
            dmem[addr[11:0] + 2'd0] <= wr_data[31:24];
        end
    end
    //read
    assign rd_data = (mem_rd) ? { dmem[addr[11:0] + 2'd0],
                                    dmem[addr[11:0] + 2'd1],
                                    dmem[addr[11:0] + 2'd2],
                                    dmem[addr[11:0] + 2'd3] }
                                     : 32'hz:
endmodule
Sign Extension:
module SignExtension(
    input [15:0] SignExtIn,
    output [31:0] SignExtOut
    assign SignExtOut = {{16{SignExtIn[15]}}, SignExtIn};
```

endmodule


Results: (what we would do differently next time)


We feel like this time we really started early on the project and got a good feel for how the project worked. I noticed that for this project it was a lot easier to understand the diagram we were given and to translate it into Verilog. I think next time I'm in a class learning a new language like Verilog I'm going to watch some introduction videos on Youtube.


Conclusion:

Adding functionality for the J-Type instruction has taught us how interconnected the different R, I and J-Type instructions are in a computer. It was really cool to see how all the labs of the semester came together in the end to form a final project with R,I, and J-Type instructions.

RTL Schematic, Captured WaveForm:







0 ns		20 ns		4	0 ns	1	. 6	0 ns	1		80 ns		I	100 ns		J	120 ns		. 1	140 ns		160	ns		1	180	ns		20	0 ns		220 ns
																			Ħ										1			
k —		000000	000			X 00	000	005	χ	0000	0000	χ						00	000	0001							— _X	00	00000)4 X	0000	00000
																	>	000000	хх													
	240 ns		60 ns		280	ns		300 ns			320 ns		340	ns	ال.	360 n	ıs	380	ns		400 ns		4	20 ns			440	ns ,		460 ns		480 ns
													+						-						_							+
X T	000000	001		001	000002		0000	0003	X	0000	0002	000	0000	8	0000	0000	X		0000	00001		χ ο	0000	003	Х	0000	0006	\supset	0000	0003	(00	0000c X
															000000	ΟX																
5	500 ns	5	20 ns		540 n	s I I i i	l	560 ns	Lin	5	580 ns		600	ns	[20 n	s . l	640	ns	Livia	660 ns	1	6	30 ns	1		700 :	ns		720 ns		740 ns
																																لنتنا
					_					_													_									
00000	0000		00000	0001		X •	0000	0004	Х •	0000	00a X	0000	0004	<u> </u>	00000			000000		Х	000	00001			Х	0000	0005	=X $=$	0000	000f	000	000005
															ж	00000																
	720 ns		740 ns	Lin	760	ns		780 ns	s L		800 ns		820	ns		840 n	s	860	ns	Line	880 ns		90	00 ns	1	!	920 z	as		940 ns	L	960 ns
X 0000	0000£ X	00000	1005	(00	000014	_X_			(0000	0000			X_	0000	0014	(00	000018		0000	001c	χ ο	00000	20	X				_	XXXXX		
											XX	000000															0000		00000	018	X 000	0001c X

run 1000ns

t= 930.0 ns dm[20]: 00000005
t= 950.0 ns dm[24]: 00000000f
t= 970.0 ns dm[28]: 00000005
t= 990.0 ns dm[32]: 00000014
\$finish called at time : 990 ns